Patents by Inventor Yi-Chih Huang
Yi-Chih Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240092665Abstract: A method for treating wastewater containing ertriazole compounds is provided. Hypochlorous acid (HOCl) having a neutral to slightly acidic pH value is added to the wastewater containing triazole compounds for reaction, thereby effectively reacting more than 90% of triazole compounds.Type: ApplicationFiled: August 31, 2023Publication date: March 21, 2024Inventors: KUO-CHING LIN, YUNG-CHENG CHIANG, SHR-HAN SHIU, MENG-CHIH CHUNG, YI-SYUAN HUANG
-
Patent number: 11937334Abstract: Methods, systems, and apparatuses for Sidelink Discontinuous Reception (SL DRX) in a wireless communication system to avoid ambiguity on slot offset calculations on SL DRX. A method for a UE comprises performing a SL communication associated with a destination Identity (ID), having a SL DRX configuration associated with the SL communication, wherein the SL DRX configuration comprises at least an on-duration timer and a DRX cycle, deriving a first offset associated with the SL communication based on the destination ID and the DRX cycle, deriving a second offset associated with the SL communication based on the destination ID and a number of slots per subframe, starting the on-duration timer after a time period determined based on the second offset from the beginning of a subframe, wherein the subframe is determined based on at least the first offset, and monitoring Sidelink Control Information (SCI) when the on-duration timer is running.Type: GrantFiled: March 8, 2023Date of Patent: March 19, 2024Assignee: ASUSTek Computer Inc.Inventors: Yi-Hsuan Kung, Li-Chih Tseng, Chun-Wei Huang, Ming-Che Li
-
Patent number: 9747963Abstract: A multi-channel memory system has a memory device, a plurality of channels, and a control circuit. The memory device has a plurality of memory storage spaces. The channels are coupled to the memory storage spaces, respectively, wherein each of the channels is configured to act as a memory interface for accessing a corresponding memory storage space independently. The control circuit controls clock frequencies of clocks on the channels, respectively. At a same time point, the channels include at least a first channel operating at a first clock frequency set by the control circuit and a second channel operating at a second clock frequency set by the control circuit at a same time point, and the second clock frequency is different from the first clock frequency.Type: GrantFiled: November 3, 2014Date of Patent: August 29, 2017Assignee: MEDIATEK INC.Inventors: Ming-Hsien Lee, Yun-Ching Li, Yi-Chih Huang, Chun-Fang Peng
-
Publication number: 20160125923Abstract: A multi-channel memory system has a memory device, a plurality of channels, and a control circuit. The memory device has a plurality of memory storage spaces. The channels are coupled to the memory storage spaces, respectively, wherein each of the channels is configured to act as a memory interface for accessing a corresponding memory storage space independently. The control circuit controls clock frequencies of clocks on the channels, respectively. At a same time point, the channels include at least a first channel operating at a first clock frequency set by the control circuit and a second channel operating at a second clock frequency set by the control circuit at a same time point, and the second clock frequency is different from the first clock frequency.Type: ApplicationFiled: November 3, 2014Publication date: May 5, 2016Inventors: Ming-Hsien Lee, Yun-Ching Li, Yi-Chih Huang, Chun-Fang Peng
-
Patent number: 8199308Abstract: The chip on film structure for a liquid crystal display is disclosed. The chip on film structure includes a film substrate, a driver chip disposed on the film substrate, a plurality of the input pad, and a plurality of output pads. The input pads and the output pads are disposed on two opposite sides of the driver chip, and are electrically connect to the driver chip respectively. Each input pad comprises an extending portion extending from the input pads to a first cutting edge respectively, and a width of the extending portion is thinner than a width of the input pad, and the extending portions are cut along the first cutting edge.Type: GrantFiled: August 7, 2008Date of Patent: June 12, 2012Assignee: AU Optronics Corp.Inventors: Ke-Chih Chang, Chih-Hsiang Yang, Sheng-Kai Hsu, Yi-Chih Huang, Ying-Chao Chen
-
Patent number: 7890786Abstract: A memory controller includes an output buffer for receiving a clock signal and outputting the clock signal to an external memory; and a replica buffer for receiving the clock signal and outputting the clock signal to a counting circuit; wherein the replica buffer and the output buffer have the same delay time such that the clock signal received by the counting circuit can be synchronized with that received by the external memory, and therefore the counting circuit can accurately count to a predetermined time according to the clock signal and output an enabling signal to enable a data control signal. The present invention further provides a signal synchronizing method for the memory controller.Type: GrantFiled: November 30, 2007Date of Patent: February 15, 2011Assignee: Realtek Semiconductor Corp.Inventors: Yi Lin Chen, Yi Chih Huang
-
Patent number: 7779227Abstract: A memory management apparatus and a related method thereof for accessing digital versatile disc(DVD) data stored in a memory device are disclosed. The memory management apparatus includes an address mapping module, coupled to a bus, for receiving a logic address from the bus and for generating a physical address according to the logic address, and an access control module, coupled to the address mapping module and the memory device, for accessing the digital versatile disc data according to the physical address.Type: GrantFiled: August 14, 2007Date of Patent: August 17, 2010Assignee: Realtek Semiconductor Corp.Inventors: Hui-Huang Chang, Yi-Chih Huang, Feng-Cheng Liu
-
Publication number: 20090153791Abstract: The chip on film structure for a liquid crystal display is disclosed. The chip on film structure includes a film substrate, a driver chip disposed on the film substrate, a plurality of the input pad, and a plurality of output pads. The input pads and the output pads are disposed on two opposite sides of the driver chip, and are electrically connect to the driver chip respectively. Each input pad comprises an extending portion extending from the input pads to a first cutting edge respectively, and a width of the extending portion is thinner than a width of the input pad, and the extending portions are cut along the first cutting edge.Type: ApplicationFiled: August 7, 2008Publication date: June 18, 2009Applicant: AU OPTRONICS CORP.Inventors: Ke-Chih Chang, Chih-Hsiang Yang, Sheng-Kai Hsu, Yi-Chih Huang, Ying-Chao Chen
-
Publication number: 20090027093Abstract: A sampling circuit for sampling an input data to obtain an output data includes a delay control unit, a first sampling unit, a second sampling unit, and a processing unit. The delay control unit delays a sampling signal for a first delay time to generate a first delayed signal, and delays the sampling signal for a second delay time to generate a second delayed signal; the first sampling unit samples the input data to obtain a first sampled value according to the first delayed signal, wherein the first sampling unit is utilized to generate the output data; the second sampling unit samples the input data to obtain a second sampled value according to the second delayed signal; and the processing unit controls the delay control unit to adjust at least the first delay time according to the first and second sampled values to calibrate the first delayed signal.Type: ApplicationFiled: February 15, 2008Publication date: January 29, 2009Inventors: Yi-Lin Chen, Tung-Chen Kuo, Yi-Chih Huang
-
Publication number: 20080136456Abstract: A sampling circuit includes a sampling unit, a first delay chain, an inverter, and a second delay chain. The sampling unit detects edge triggers of a first delayed signal and a second delayed signal for sampling input data to generate output data signal; the first delay chain is coupled to the sampling unit for delaying a sampling clock signal to output the first delayed signal; the inverter inverts the sampling clock signal to generate an inverted sampling clock signal; and the second delay chain is coupled to the inverter and the sampling unit for delaying the inverted sampling clock signal to output the second delayed signal.Type: ApplicationFiled: December 11, 2007Publication date: June 12, 2008Inventors: Yi-Lin Chen, Yi-Chih Huang
-
Publication number: 20080133959Abstract: A memory controller includes an output buffer for receiving a clock signal and outputting the clock signal to an external memory; and a replica buffer for receiving the clock signal and outputting the clock signal to a counting circuit; wherein the replica buffer and the output buffer have the same delay time such that the clock signal received by the counting circuit can be synchronized with that received by the external memory, and therefore the counting circuit can accurately count to a predetermined time according to the clock signal and output an enabling signal to enable a data control signal. The present invention further provides a signal synchronizing method for the memory controller.Type: ApplicationFiled: November 30, 2007Publication date: June 5, 2008Applicant: REALTEK SEMICONDUCTOR CORP.Inventors: Yi Lin Chen, Yi Chih Huang
-
Publication number: 20080046645Abstract: A memory management apparatus and a related method thereof for accessing digital versatile disc(DVD)data stored in a memory device are disclosed. The memory management apparatus includes an address mapping module, coupled to a bus, for receiving a logic address from the bus and for generating a physical address according to the logic address, and an access control module, coupled to the address mapping module and the memory device, for accessing the digital versatile disc data according to the physical address.Type: ApplicationFiled: August 14, 2007Publication date: February 21, 2008Inventors: Hui-Huang Chang, Yi-Chih Huang, Feng-Cheng Liu
-
Publication number: 20070277002Abstract: The present invention discloses an apparatus for sharing access by two modules includes at least a storage unit, a first module, and a second module. The second module is coupled to the first module and the storage unit, for accessing the storage unit according to a transmission protocol. The first module accesses the storage unit through the second module according to the transmission protocol. The present invention allows the first module to share access to the storage unit with the second module and thus the first module no longer needs to connect to another storage unit.Type: ApplicationFiled: May 16, 2007Publication date: November 29, 2007Inventors: Keng-Hsiang Liao, Cheng-Hsin Chang, Yi-Chih Huang, Yu-Ting Chuang
-
Publication number: 20070245052Abstract: A system for bandwidth sharing in busses comprises a shared bus, a timer for counting a predetermined period of time, a real-time master having a priority for using the shared bus, and a central processing unit having a priority higher than that of the real-time master for using the shared bus, wherein the central processing unit sends a predetermined number of bus request signals within the predetermined period of time for requesting the right for using the shared bus to transmit data. The present invention also provides a method for bandwidth sharing in busses.Type: ApplicationFiled: April 16, 2007Publication date: October 18, 2007Applicant: REALTEK SEMICONDUCTOR CORP.Inventors: Jing Jung HUANG, Yi Chih HUANG
-
Patent number: 7277906Abstract: The present invention teaches a method for generating an output value corresponding to an input value via a first function comprising a first section and a second section with the use of a lookup table, comprising: prestoring a plurality of first sampling points corresponding only to a third section of a second function, wherein the second function further includes a fourth section and there is a first mathematical transformation between the first function and the second function; receiving the input value corresponding to the first section; generating the output value based on at least one of the first sampling points through performing the first mathematical transformation on the first sampling point; and outputting the output value.Type: GrantFiled: January 5, 2004Date of Patent: October 2, 2007Assignee: Realtek Semiconductor Corp.Inventors: Hai-Wei Wang, Yi-Chih Huang
-
Patent number: 7257729Abstract: A processor with an adjustable operating frequency and method thereof. The pipeline processor includes a clock providing module for providing a reference clock, and a processing core coupled to the clock providing module for processing a first instruction according to the reference clock. The clock providing module contains a multi-phase clock generator for generating a plurality of original clocks with different phases, and a phase selector for selecting an original clock to generate the reference clock according to the first instruction.Type: GrantFiled: March 18, 2005Date of Patent: August 14, 2007Assignee: Realtek Semiconductor Corp.Inventors: Chao-Cheng Lee, Yi-Chih Huang, Chi-Kung Kuan
-
Patent number: 7224658Abstract: An adjusting method for a synchronous signal in an optical storage device is disclosed. The optical storage device produces a predetermined synchronous signal, and the predetermined synchronous signal normally is matched with the data synchronous signal of the data on the optical disc. The predetermined synchronous signal includes a number of predetermined synchronous impulses, and the data synchronous signal includes a number of data synchronous impulses. In the method, when the data synchronous signal is not matched to the predetermined synchronous signal, it is searched that whether or not a data synchronous impulse is outside of the predetermined window and another consecutive data synchronous impulse detected later by a distance of an image frame is detected. Also and, according to the data synchronous impulse, the predetermined synchronous impulse is adjusted, so that the data synchronous impulse is matched with the predetermined synchronous impulse.Type: GrantFiled: April 17, 2002Date of Patent: May 29, 2007Assignee: VIA Technologies, Inc.Inventor: Yi-Chih Huang
-
Publication number: 20050210307Abstract: A processor with an adjustable operating frequency and method thereof. The pipeline processor includes a clock providing module for providing a reference clock, and a processing core coupled to the clock providing module for processing a first instruction according to the reference clock. The clock providing module contains a multi-phase clock generator for generating a plurality of original clocks with different phases, and a phase selector for selecting an original clock to generate the reference clock according to the first instruction.Type: ApplicationFiled: March 18, 2005Publication date: September 22, 2005Inventors: Chao-Cheng Lee, Yi-Chih Huang, Chi-Kung Kuan
-
Publication number: 20050149594Abstract: The present invention teaches a method for generating an output value corresponding to an input value via a first function comprising a first section and a second section with the use of a lookup table, comprising: prestoring a plurality of first sampling points corresponding only to a third section of a second function, wherein the second function further includes a fourth section and there is a first mathematical transformation between the first function and the second function; receiving the input value corresponding to the first section; generating the output value based on at least one of the first sampling points through performing the first mathematical transformation on the first sampling point; and outputting the output value.Type: ApplicationFiled: January 5, 2004Publication date: July 7, 2005Inventors: Hai-Wei Wang, Yi-Chih Huang
-
Patent number: 6788632Abstract: A digital versatile disc (DVD) drive has a first memory for storing a region code and a source code, and a second memory for storing data temporarily. The method for changing the region code of the digital versatile disc drive comprises storing the source code in the second memory, and changing the region code in the first memory according to the source code stored in the second memory. The method and apparatus is capable of changing the region code of the digital versatile disc drive.Type: GrantFiled: March 17, 2002Date of Patent: September 7, 2004Assignee: VIA Technologies Inc.Inventors: Yi-Chih Huang, Kun-Long Lin