Abstract: An optical element driving mechanism is provided. The optical element driving mechanism includes a movable portion for holding an optical element, a fixed portion, a driving assembly used for driving the movable portion to move relative to the fixed portion, and an adhesive element. The movable portion is movable relative to the fixed portion, and the fixed portion includes a case and a bottom affixed on the case. The case has a top wall and a side wall. The top wall is plate-shaped and is perpendicular to a main axis, and the side wall is not parallel to the top wall. An accommodating space for accommodating the movable portion is formed between the case and the bottom. The adhesive element is in direct contact with the bottom, the case, and the driving assembly.

Abstract: The present invention relates methods for treating chronic myeloid leukemia and/or lymphoblastic leukemia by orally administering to a patient in need of such a therapeutic amount of dasatinib lauryl sulfate salt, preferably in a tablet, capsule or suspension form. The method allows the administration of the therapeutic amount of dasatinib lauryl sulfate salt a fed state or a fasted state and the administration does not exhibit a food effect.

Abstract: A display panel includes a circuit substrate, a first supporting structure, a glue layer residue and light-emitting diodes. The circuit substrate has electrodes. The first supporting structure is located outside the electrodes on the circuit substrate. The glue layer residue is located on the first supporting structure. The light-emitting diodes are electrically connected to the electrodes.

Abstract: Disclosed are a co-packaged integrated optoelectronic module and a co-packaged optoelectronic switch chip. The co-packaged integrated optoelectronic module includes a carrier board, and an optoelectronic submodule, a slave microprocessor and a master microprocessor disposed on and electrically connected to the carrier board. In the optoelectronic submodule, a digital signal processing chip converts an electrical analog signal into an electrical digital signal, an optoelectronic signal analog conversion chip converts an optical analog signal into the electrical analog signal to the digital signal processing chip, and an optical transceiver chip receives and transmits the optical analog signal to the optoelectronic signal analog conversion chip. The slave microprocessor monitors operation of the optoelectronic submodule.

Abstract: A memory device includes active regions and gate structures, each of the gate structures is electrically coupled to a first portion of a corresponding active region of the active regions. The memory device includes contact-to-transistor-component structures (MD structures), each of the MD structures is over a second portion of a corresponding active region, and a first MD structure is between adjacent gate structures. The memory device includes via-to-gate/MD (VGD) structures, each of the VGD structures is over to a corresponding gate electrode and MD structure. The memory device includes conductive segments, each of the conductive segments is over and electrically coupled to a corresponding VGD structure. The memory device includes buried contact-to-transistor-component structures (BVD) structures, each of the BVD structures is under a third portion of a corresponding active region.

Abstract: The invention discloses a vessel automatic berthing wireless charging integrated system and operating method thereof. The invention comprises a charging barge and at least one vessel. The charging barge comprises a power, a distribution board and a locking module control system, and every vessel comprises an automatic pilot system, a vessel controlling system and a wireless power receiving module. A bow berthing module of the present invention moors the vessel. After a guiding structure of the bow berthing module straightly aligns bow direction of the vessel, a wireless power supplying module of a side berthing module matches with the wireless power receiving module then charges the vessel.

Abstract: A memory device includes a conductive segment, first and second rows of memory cells. The conductive segment receives a first reference voltage signal. The first row of memory cells is coupled to a first word line. The second row of memory cells is coupled to a second word line. The first row of memory cells includes first and second memory cells. The first memory cell is coupled to the conductive segment to receive the first reference voltage signal. The second row of memory cells includes third and fourth memory cells. The third memory cell is coupled to the conductive segment to receive the first reference voltage signal. The first and third memory cells share the conductive segment, and the third memory cell is arranged between the first and second memory cells. The second memory cell is arranged between the third and fourth memory cells.

Abstract: An operation method of electronic device, comprising providing a first panel, wherein the first panel comprises first substrate, first medium layer disposed on the first substrate, a first electrode layer disposed between the first substrate and the first medium layer, and a second electrode layer disposed between the first electrode layer and the first medium layer; providing a second panel overlapped with the first panel, providing an adhesive layer, wherein the first panel is attached to the second panel through the adhesive layer, and the first panel and the second panel present a mirror-symmetrical structure with the adhesive layer as the axis of symmetry; applying a first voltage to the first electrode layer; applying a second voltage to the second electrode layer; applying a third voltage to the first electrode layer.

Abstract: A semiconductor device includes a dummy fin structure disposed over a substrate, a dummy gate structure disposed over a part of the dummy fin structure, a first interlayer dielectric layer in which the dummy gate structure is embedded, a second interlayer dielectric layer disposed over the first interlayer dielectric layer, and a resistor wire formed of a conductive material and embedded in the second interlayer dielectric layer. The resistor wire overlaps the dummy gate structure in plan view.

Abstract: A method for forming a semiconductor device includes receiving a substrate having a first opening and a second opening formed thereon, wherein the first opening has a first width, and the second opening has a second width less than the first width; forming a protecting layer to cover the first opening and expose the second opening; performing a wet etching to widen the second opening with an etchant, wherein the second opening has a third width after the performing of the wet etching, and the third width of the second opening is substantially equal to the first width of the first opening; and performing a photolithography to transfer the first opening and the second opening to a target layer.

Abstract: An electrically tunable liquid crystal lens includes a carrier substrate, a common electrode layer disposed on the carrier substrate, a liquid crystal unit, a patterned electrode layer, a terminal electrode layer, a dielectric insulating layer, and a cover. The liquid crystal unit is disposed on the common electrode layer opposite to the carrier substrate, and includes a plurality of liquid crystal molecules. The patterned electrode layer is disposed on the liquid crystal unit opposite to the common electrode layer, and has a plurality of aperture patterns located within a projection of the liquid crystal unit on the patterned electrode layer. The terminal electrode layer is disposed on the patterned electrode layer opposite to the liquid crystal unit. The dielectric insulating layer is disposed between the patterned electrode layer and the terminal electrode layer. The cover is disposed on the terminal electrode layer opposite to the dielectric insulating layer.

Abstract: The present invention relates to capsules comprising dasatinib lauryl sulfate salt.

Abstract: A bonding apparatus includes a vacuum holder and a thermal head. The vacuum holder is configured to attach a non-bonding area of a printed circuit board. A side of the vacuum holder has a first lower sidewall, a first upper sidewall, and a first connection surface adjoining the first lower sidewall and the first upper sidewall. The thermal head is adjacent to the vacuum holder and configured to hot press a bonding area of the printed circuit board. A side of the thermal head proximal to the vacuum holder has a second lower sidewall, a second upper sidewall, and a second connection surface adjoining the second lower sidewall and the second upper sidewall. The second connection surface overlaps at least a portion of the first connection surface, and a height of the second lower sidewall is greater than a height of the first lower sidewall.

Abstract: The present invention relates to cabozantinib lauryl sulfate salt and methods of use.

Abstract: A frame rate control method is provided. A primary scenario and a non-primary scenario are identified according to two or more windows displayed on a screen. Each of the primary scenario and the non-primary scenario is performed by an individual application. A frame rate of the non-primary scenario is decreased when a performance index indicates that a first condition is present. The application corresponding to the non-primary scenario is disabled when the performance index indicates that a second condition is present after decreasing the frame rate of the non-primary scenario, so as to remove the window corresponding to the non-primary scenario from the screen.

Abstract: An optical element driving mechanism is provided and includes a fixed assembly, a movable assembly, a driving assembly and a stopping assembly. The fixed assembly has a main axis. The movable assembly is configured to connect an optical element, and the movable assembly is movable relative to the fixed assembly. The driving assembly is configured to drive the movable assembly to move relative to the fixed assembly. The stopping assembly is configured to limit the movement of the movable assembly relative to the fixed assembly within a range of motion.

Abstract: Securing a riser cage and/or electronic components coupled thereto within an information handling system can be accomplished using a riser cage apparatus. The riser cage may be configured to removably secure the electronic components to a surface of the information handling system using one or more fasteners configured to couple the riser cage to a surface of a chassis. The one or more fasteners may comprise a protrusion configured to engage a pin coupled to the surface. The protrusion of the one or more fasteners may be movable relative to the riser cage between a first locked position in which the pin coupled to the surface is engaged by the protrusion and a second unlocked position in which the pin coupled to the surface is not engaged by the protrusion.

Abstract: An electrically tunable liquid crystal lens includes a carrier substrate, a common electrode layer disposed on the carrier substrate, a liquid crystal unit, a patterned electrode layer, a terminal electrode layer, a dielectric insulating layer, and a cover. The liquid crystal unit is disposed on the common electrode layer opposite to the carrier substrate, and includes a plurality of liquid crystal molecules. The patterned electrode layer is disposed on the liquid crystal unit opposite to the common electrode layer, and has a plurality of aperture patterns located within a projection of the liquid crystal unit on the patterned electrode layer. The terminal electrode layer is disposed on the patterned electrode layer opposite to the liquid crystal unit. The dielectric insulating layer is disposed between the patterned electrode layer and the terminal electrode layer. The cover is disposed on the terminal electrode layer opposite to the dielectric insulating layer.

Abstract: A display panel includes a circuit substrate, light emitting elements, a side wire, and a chip-on-film package structure. The circuit substrate includes a circuit structure located on a first surface. The side wire includes a first bonding portion disposed on the first surface of the circuit substrate and bonded to the circuit structure, a first extension portion, a second extension portion, and a second bonding portion that are sequentially connected and have the same resistivity. The first extension portion is disposed on a side surface of the circuit substrate. The second extension portion is disposed on a second surface of the circuit substrate and overlapped with a peripheral region. The second bonding portion is disposed on the second surface of the circuit substrate. An orthogonal projection of the second bonding portion is overlapped with a display region. The chip-on-film package structure is bonded to the second bonding portion.

Abstract: An electronic device including a first panel and a second panel overlapped with the first panel is provided. The first panel includes a substrate, a first medium layer, a first electrode layer and a second electrode layer. The first medium layer is disposed on the substrate. The first electrode layer is disposed between the substrate and the first medium layer. The second electrode layer is disposed between the first electrode layer and the first medium layer. A first voltage is applied to the first electrode layer, a second voltage is applied to the second electrode layer, and the first voltage is different from the second voltage.