Patents by Inventor Yibin Zhang
Yibin Zhang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12229215Abstract: The present disclosure relates to methods and apparatus for compute processing. For example, disclosed techniques facilitate improving performance of matrix multiplication in streaming processor. Aspects of the present disclosure can execute, with a load control unit, a first load instruction to load a set of input data of an input matrix from a first memory to a second memory. Aspects of the present disclosure can also execute, with the load control unit, a second load instruction to load a set of weight data of a weight matrix from the first memory to the second memory. Additionally, aspects of the present disclosure can perform, with an ALU component, a matrix multiplication operation using the set of input data and the set of weight data to generate an output matrix. Further, aspects of the present disclosure can store the output matrix at a general purpose register accessible to the ALU component.Type: GrantFiled: October 16, 2023Date of Patent: February 18, 2025Assignee: QUALCOMM IncorporatedInventors: Yun Du, Gang Zhong, Fei Wei, Yibin Zhang, Jing Han, Hongjiang Shang, Elina Kamenetskaya, Minjie Huang, Alexei Vladimirovich Bourd, Chun Yu, Andrew Evan Gruber, Eric Demers
-
Publication number: 20240393605Abstract: The curved fork-like grating is provided where curves formed by all points in the same relative positions in respective periods are distributed to be curved and fork-like, so that incident light irradiated on the curved fork-like grating is converted into Bessel-Gaussian light. Such a curved fork-like structure can be achieved by various gratings, such as a metal grating, a dielectric grating, or a metal and dielectric hybrid grating, without affecting their intrinsic characteristics, such as a diffraction efficiency, a use band, a diffraction angle, and a polarization characteristic except that a diffraction light field carries a high-order Bessel phase. Compared with a method for obtaining Bessel-Gaussian light in the prior art, the curved fork-like grating provided by the present invention is simpler in light path and appropriate for a wide band.Type: ApplicationFiled: July 30, 2024Publication date: November 28, 2024Inventors: Yunxia JIN, Yubo WU, Yuxing HAN, Fanyu KONG, Hongchao CAO, Yibin ZHANG
-
Publication number: 20240309241Abstract: This disclosure relates to polishing compositions that include (1) at least one abrasive; (2) at least one organic acid or a salt thereof; (3) at least one first amine compound, the at least one first amine compound including an alkylamine having a 6-24 carbon alkyl chain; (4) at least one second amine compound containing at least two nitrogen atoms, the second amine compound being different from the first amine compound; and (5) an aqueous solvent.Type: ApplicationFiled: May 22, 2024Publication date: September 19, 2024Inventors: Qingmin Cheng, Bin Hu, Yannan Liang, Hyosang Lee, Liqing Wen, Yibin Zhang, Abhudaya Mishra
-
Publication number: 20240298075Abstract: Embodiments of this application provide a method for annotating video data performed by a computer device. The method includes: displaying target video data in a video application; displaying annotated media data in the video application in response to a trigger operation performed on a progress time point annotation function in the video application, the annotated media data being media data associated with a current progress time point, the current progress time point being a progress time point corresponding to the trigger operation to which the target video data is played; and sharing the annotated media data with another user in response to a confirmation operation performed on the annotated media data, the annotated media data enabling the second user to perform a progress jump on the target video data based on the current progress time point. Through this application, efficiency of video progress positioning can be improved.Type: ApplicationFiled: March 21, 2024Publication date: September 5, 2024Inventors: Tianchi Zhang, Yibin Zhang, Duo Yu, Yihong Cai, Xiaochen Huang, Nan Luo, Fushi Su, Jing Guo, Longfei Duan, Youhua He, Daozhen Zhong, Dong Shi, Fei Mao, Ning Jiang
-
Patent number: 12071417Abstract: A method for catalytically synthesizing furaneol, which uses a specific peptide to function as a catalyst, uses rhamnose to function as a raw material, and uses an organic solvent and a phosphate buffer to function as a reaction solvent to be co-heated to prepare furaneol.Type: GrantFiled: September 20, 2021Date of Patent: August 27, 2024Assignee: Xiamen Oamic Biotech Co., Ltd.Inventors: Chupei Xu, Zhou Zhu, Shunchuan Ke, Yibin Zhang, Gang Liu
-
Publication number: 20240276058Abstract: A video-based interaction method includes playing a video on a video playback interface to which a target object is logged in, acquiring a local viewing marking record of the video and scene identifiers of markable scene clips in the video, comparing the local viewing marking record with the scene identifiers to determine an unmarked target scene clip in the video, displaying, in response to playing to the target scene clip and on the video playback interface, a target scene clip marking entry that indicates performing viewing marking on the target scene clip, and displaying a viewing marking credential for the target clip in response to a viewing marking trigger operation on the target scene clip marking entry. The viewing marking credential covers a part of the video playback interface, is an independent operable object, and includes description information of the video and identity information of the target object.Type: ApplicationFiled: April 23, 2024Publication date: August 15, 2024Inventors: Xiaoxiao LIN, Jiandong LIU, Youhua HE, Yibin ZHANG, Yihong CAI, Dingpan CHEN, Kongkang ZHU, Xiangbao SU, Xiaohui XIE, Hao ZHANG
-
Patent number: 12024650Abstract: This disclosure relates polishing compositions that include (1) at least one abrasive; (2) at least one organic acid or a salt thereof; (3) at least one first amine compound, the at least one first amine compound including an alkylamine having a 6-24 carbon alkyl chain; (4) at least one second amine compound containing at least two nitrogen atoms, the second amine compound being different from the first amine compound; and (5) an aqueous solvent.Type: GrantFiled: October 25, 2021Date of Patent: July 2, 2024Assignee: Fujifilm Electronic Materials U.S.A., Inc.Inventors: Qingmin Cheng, Bin Hu, Yannan Liang, Hyosang Lee, Liqing Wen, Yibin Zhang, Abhudaya Mishra
-
Publication number: 20240037183Abstract: The present disclosure relates to methods and apparatus for compute processing. For example, disclosed techniques facilitate improving performance of matrix multiplication in streaming processor. Aspects of the present disclosure can execute, with a load control unit, a first load instruction to load a set of input data of an input matrix from a first memory to a second memory. Aspects of the present disclosure can also execute, with the load control unit, a second load instruction to load a set of weight data of a weight matrix from the first memory to the second memory. Additionally, aspects of the present disclosure can perform, with an ALU component, a matrix multiplication operation using the set of input data and the set of weight data to generate an output matrix. Further, aspects of the present disclosure can store the output matrix at a general purpose register accessible to the ALU component.Type: ApplicationFiled: October 16, 2023Publication date: February 1, 2024Inventors: Yun DU, Gang ZHONG, Fei WEI, Yibin ZHANG, Jing HAN, Hongjiang SHANG, Elina KAMENETSKAYA, Minjie HUANG, Alexei Vladimirovich BOURD, Chun YU, Andrew Evan GRUBER, Eric DEMERS
-
Publication number: 20230394738Abstract: The present disclosure relates to methods and apparatus for graphics processing, e.g., a GPU. The apparatus may receive an image including a plurality of pixels associated with one or more workgroups and one or more pixel tiles, each of the workgroups and the pixel tiles including one or more pixels of the plurality of pixels. The apparatus may determine whether the one or more workgroups are misaligned with the one or more pixel tiles. The apparatus may determine a conversion order of the one or more workgroups when the one or more workgroups are misaligned with the one or more pixel tiles, the conversion order corresponding to a common multiple of one of the one or more workgroups and one of the one or more pixel tiles. The apparatus may convert each of the one or more workgroups based on the conversion order of the one or more workgroups.Type: ApplicationFiled: November 9, 2020Publication date: December 7, 2023Inventors: Yibin ZHANG, Zilin YING, Yun DU, Heng QI, Jiexia YU, Yang YU, Andrew Evan GRUBER, Jian LIANG, Tao WANG, Alexei Vladimirovich BOURD, Gang ZHONG, Minjie HUANG
-
Patent number: 11829439Abstract: The present disclosure relates to methods and apparatus for compute processing. For example, disclosed techniques facilitate improving performance of matrix multiplication in streaming processor. Aspects of the present disclosure can execute, with a load control unit, a first load instruction to load a set of input data of an input matrix from a first memory to a second memory. Aspects of the present disclosure can also execute, with the load control unit, a second load instruction to load a set of weight data of a weight matrix from the first memory to the second memory. Additionally, aspects of the present disclosure can perform, with an ALU component, a matrix multiplication operation using the set of input data and the set of weight data to generate an output matrix. Further, aspects of the present disclosure can store the output matrix at a general purpose register accessible to the ALU component.Type: GrantFiled: December 29, 2020Date of Patent: November 28, 2023Assignee: QUALCOMM IncorporatedInventors: Yun Du, Gang Zhong, Fei Wei, Yibin Zhang, Jing Han, Hongjiang Shang, Elina Kamenetskaya, Minjie Huang, Alexei Vladimirovich Bourd, Chun Yu, Andrew Evan Gruber, Eric Demers
-
Publication number: 20230135325Abstract: A polishing composition includes an anionic abrasive, a pH adjuster a low-k removal rate inhibitor, a ruthenium removal rate enhancer, and water. A method of polishing a substrate includes the steps of: applying the polishing composition described herein to a surface of a substrate, wherein the surface comprises ruthenium or a hard mask material; and bringing a pad into contact with the surface of the substrate and moving the pad in relation to the substrate.Type: ApplicationFiled: October 21, 2022Publication date: May 4, 2023Inventors: Yannan Liang, Bin Hu, Abhudaya Mishra, Ting-Kai Huang, Yibin Zhang, James Johnston, James McDonough
-
Patent number: 11618168Abstract: Provided are dynamic region division and region passage identification methods and a cleaning robot. The dynamic region division method includes: acquiring environment information collected by a robot when working in a first region; determining whether the robot has completed a work task in the first region, when a presence of a passage entering a second region is determined based on the environment information; and complementing a boundary at the passage to block the passage, when the work task is not completed. According to the technical solution provided by the embodiment of the present application, the occurrence probability of repeated sweeping and miss sweeping is reduced, and the cleaning efficiency is high. In addition, the technical solution provided by the embodiment of the present application relies on the environment information collected during the work, rather than relying on historical map data, so that the environmental adaptability is high.Type: GrantFiled: January 2, 2020Date of Patent: April 4, 2023Assignee: ECOVACS ROBOTICS CO., LTD.Inventors: Qingxiang Song, Kaili Xu, Yongkang Zhu, Da Liu, Yibin Zhang, Junjie Shan, Jinju Tang
-
Publication number: 20220135840Abstract: This disclosure relates polishing compositions that include (1) at least one abrasive; (2) at least one organic acid or a salt thereof; (3) at least one first amine compound, the at least one first amine compound including an alkylamine having a 6-24 carbon alkyl chain; (4) at least one second amine compound containing at least two nitrogen atoms, the second amine compound being different from the first amine compound; and (5) an aqueous solvent.Type: ApplicationFiled: October 25, 2021Publication date: May 5, 2022Inventors: Qingmin Cheng, Bin Hu, Yannan Liang, Hyosang Lee, Liqing Wen, Yibin Zhang, Abhudaya Mishra
-
Publication number: 20220089558Abstract: A method for catalytically synthesizing furaneol, which uses a specific peptide to function as a catalyst, uses rhamnose to function as a raw material, and uses an organic solvent and a phosphate buffer to function as a reaction solvent to be co-heated to prepare furaneol.Type: ApplicationFiled: September 20, 2021Publication date: March 24, 2022Inventors: Chupei XU, Zhou ZHU, Shunchuan KE, Yibin ZHANG, Gang LIU
-
Publication number: 20210200836Abstract: The present disclosure relates to methods and apparatus for compute processing. For example, disclosed techniques facilitate improving performance of matrix multiplication in streaming processor. Aspects of the present disclosure can execute, with a load control unit, a first load instruction to load a set of input data of an input matrix from a first memory to a second memory. Aspects of the present disclosure can also execute, with the load control unit, a second load instruction to load a set of weight data of a weight matrix from the first memory to the second memory. Additionally, aspects of the present disclosure can perform, with an ALU component, a matrix multiplication operation using the set of input data and the set of weight data to generate an output matrix. Further, aspects of the present disclosure can store the output matrix at a general purpose register accessible to the ALU component.Type: ApplicationFiled: December 29, 2020Publication date: July 1, 2021Inventors: Yun DU, Gang ZHONG, Fei WEI, Yibin ZHANG, Jing HAN, Hongjiang SHANG, Elina KAMENETSKAYA, Minjie HUANG, Alexei Vladimirovich BOURD, Chun YU, Andrew Evan GRUBER, Eric DEMERS
-
Publication number: 20200215694Abstract: Provided are dynamic region division and region passage identification methods and a cleaning robot. The dynamic region division method includes: acquiring environment information collected by a robot when working in a first region; determining whether the robot has completed a work task in the first region, when a presence of a passage entering a second region is determined based on the environment information; and complementing a boundary at the passage to block the passage, when the work task is not completed. According to the technical solution provided by the embodiment of the present application, the occurrence probability of repeated sweeping and miss sweeping is reduced, and the cleaning efficiency is high. In addition, the technical solution provided by the embodiment of the present application relies on the environment information collected during the work, rather than relying on historical map data, so that the environmental adaptability is high.Type: ApplicationFiled: January 2, 2020Publication date: July 9, 2020Applicant: ECOVACS ROBOTICS CO., LTD.Inventors: Qingxiang SONG, Kaili XU, Yongkang ZHU, Da LIU, Yibin ZHANG, Junjie SHAN, Jinju TANG
-
Patent number: 9780276Abstract: The present invention discloses a wafer-level semiconductor device and a manufacturing method thereof. The wafer-level semiconductor device comprises a wafer-level substrate; a plurality of serial groups formed on a surface of the substrate and are disposed in parallel, each serial group comprising a plurality of parallel groups disposed in series, each parallel groups comprising a plurality of unit cells disposed in parallel, wherein each unit cell is an independent functional unit which is formed by processing a semiconductor layer directly grown on a surface of the substrate; and a lead, which is at least electrically connected between two selected parallel groups in each serial group to make ON-voltages of all the serial groups substantially consistent. The device of the present invention, with a simple structure, a simple and convenient manufacturing process, and a high efficiency to produce qualified products, can be put into large-scale production and application.Type: GrantFiled: January 16, 2015Date of Patent: October 3, 2017Assignee: Suzhou Institute of Nano-Tech and Nano-Bionics, Chinese Academy of SciencesInventors: Yong Cai, Yibin Zhang, Fei Xu
-
Patent number: 9736118Abstract: In one implementation, the number of half open session initiation protocol (SIP) sessions per-destination (e.g., SIP device) or globally is limited by SIP application layer gateway (ALG) as a SIP DoS/DDoS countermeasure. Compared with traditional SIP DoS/DDoS countermeasures, the proposed solution is simple to implement and, thus, less likely to degrade SIP ALG performance. Moreover, this solution automatically adapts to DoS/DDoS attack arrival rate, while at the same time not degrading legal SIP traffic even if throttling is enforced for the SIP device.Type: GrantFiled: July 17, 2013Date of Patent: August 15, 2017Assignee: Cisco Technology, Inc.Inventors: Xin Li, Yin Wang, Yibin Zhang
-
Publication number: 20160336500Abstract: The present invention discloses a wafer-level semiconductor device and a manufacturing method thereof. The wafer-level semiconductor device comprises a wafer-level substrate; a plurality of serial groups formed on a surface of the substrate and are disposed in parallel, each serial group comprising a plurality of parallel groups disposed in series, each parallel groups comprising a plurality of unit cells disposed in parallel, wherein each unit cell is an independent functional unit which is formed by processing a semiconductor layer directly grown on a surface of the substrate; and a lead, which is at least electrically connected between two selected parallel groups in each serial group to make ON-voltages of all the serial groups substantially consistent. The device of the present invention, with a simple structure, a simple and convenient manufacturing process, and a high efficiency to produce qualified products, can be put into large-scale production and application.Type: ApplicationFiled: January 16, 2015Publication date: November 17, 2016Inventors: Yong Cai, Yibin Zhang, Fei Xu
-
Publication number: 20150026793Abstract: In one implementation, the number of half open session initiation protocol (SIP) sessions per-destination (e.g., SIP device) or globally is limited by SIP application layer gateway (ALG) as a SIP DoS/DDoS countermeasure. Compared with traditional SIP DoS/DDoS countermeasures, the proposed solution is simple to implement and, thus, less likely to degrade SIP ALG performance. Moreover, this solution automatically adapts to DoS/DDoS attack arrival rate, while at the same time not degrading legal SIP traffic even if throttling is enforced for the SIP device.Type: ApplicationFiled: July 17, 2013Publication date: January 22, 2015Inventors: Xin Li, Yin Wang, Yibin Zhang