Patents by Inventor Yinan Jiang
Yinan Jiang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240124558Abstract: The embodiments of the present disclosure provide an antibody or antigen-binding fragment against SARS-CoV-2 spike(S) protein, comprising: three complementarity determining regions (HCDRs) of a heavy chain variable region or one or more variants thereof, the heavy chain variable region set forth as SEQ ID NO. 30 or SEQ ID NO. 46, each of the one or more variants having at most two amino acid changes compared to the corresponding CDR; and three complementarity determining regions (LCDRs) of a light chain variable region or one or more variants thereof, the light chain variable region set forth as SEQ ID NO. 32 or SEQ ID NO. 48, each of the one or more variants having at most two amino acid changes compared to the corresponding CDR.Type: ApplicationFiled: December 20, 2023Publication date: April 18, 2024Applicant: ASSURE TECH. (HANGZHOU) CO., LTD.Inventors: Yiding CHEN, Xiangxi WANG, Ling ZHU, Yinan JIANG, Jingyun MIAO, Lili QIN, Pingju GE
-
Publication number: 20240100422Abstract: Resource use orchestration for multiple application instances is described. In accordance with the described techniques, a time interval for accessing a resource is divided into multiple time slots. In one or more implementations, the resource is a graphics processing unit. Each of a plurality of containers associated with an application is assigned to one of the multiple time slots according to a disbursement algorithm. A respective signal offset is provided to each container based on an assigned time slot of the container. The provided signal offsets cause the plurality of containers to access the resource for the application in a predetermined order.Type: ApplicationFiled: September 28, 2022Publication date: March 28, 2024Inventors: Yinan Jiang, HaiJun Chang, GuoQing Zhang
-
Publication number: 20230401082Abstract: A system and method for efficiently scheduling tasks to multiple endpoint devices are described. In various implementations, a computing system has a physical hardware topology that includes multiple endpoint devices and one or more general-purpose central processing units (CPUs). A virtualization layer is added between the hardware of the computing system and an operating system that creates a guest virtual machine (VM) with multiple endpoint devices. The guest VM utilizes a guest VM topology that is different from the physical hardware topology. The processor of an endpoint device that runs the guest VM accesses a table of latency information for one or more pairs of endpoints of the guest VM based on physical hardware topology, rather than based on the guest VM topology. The processor schedules tasks on paths between endpoint devices based on the table.Type: ApplicationFiled: June 14, 2022Publication date: December 14, 2023Inventors: Yinan Jiang, Shaoyun Liu
-
Patent number: 11768696Abstract: A technique for managing access to a micro engine, the method comprising: determining that a virtual function “VF”) is to be given access to direct communication with a micro engine; in response to the determining, configuring the micro engine to accept direct communication from the VF; monitoring for unpermitted communication; and after a time period has expired, configuring the micro engine to no longer accept direct communication from the VF.Type: GrantFiled: December 14, 2020Date of Patent: September 26, 2023Assignee: ATI Technologies ULCInventors: Yinan Jiang, Kamraan Nasim, Dezhi Ming, Ahmed M. Abdelkhalek, Dmytro Chenchykov, Andy Sung
-
Publication number: 20230205565Abstract: A processing system selects a reset sequence based on a sideband connected configuration of a plurality of processing units. The processing system identifies whether the plurality of processing units is in the sideband connected configuration, so that the plurality of processing units works together on assigned operations. Based on the identification, the processing system selects and executes one of a plurality of available reset sequences. The processing system is thus able to tailor the executed reset sequence for the configuration of the plurality of processing units, thereby reducing the number of overall system resets and improving processing efficiency.Type: ApplicationFiled: December 28, 2021Publication date: June 29, 2023Inventors: Yinan JIANG, Shaoyun LIU, Aranyak MISHRA, Maria JOO
-
Publication number: 20230205287Abstract: A virtual function (VF) of a virtual machine is enabled to directly reset a processing portion of a processing unit. The VF initiates the reset of the processing portion directly and a host driver associated with the processing unit is bypassed during the reset process. By allowing for a direct reset of the processing portion, a processing system reduces the overhead associated with the reset process, enhances system security, and improves overall VM and hardware isolation at the processing system.Type: ApplicationFiled: December 28, 2021Publication date: June 29, 2023Inventor: Yinan JIANG
-
Publication number: 20220197679Abstract: A processing system includes physical function circuitry to execute virtual functions and a processing unit configured to operate in a first mode that allows more than one virtual function to execute on the physical function circuitry and a second mode that constrains the physical function circuitry to executing a single virtual function. A first virtual function modifies a state of the processing unit in response to the processing unit being in the second mode. A host driver executing on the processing unit modifies an operating mode indicator to indicate that the processing unit is operating in the first mode or to indicate that the processing unit is operating in the second mode. Microcode executing on the processing unit accesses the operating mode indicator to determine whether the processing unit is operating in the first mode or the second mode.Type: ApplicationFiled: December 18, 2020Publication date: June 23, 2022Inventors: Yinan JIANG, ZhenYu MIN, WenWen TANG
-
Publication number: 20220188135Abstract: Virtual functions are implemented using a plurality of resources and physical function circuitry that executes a virtual function using information stored in the plurality of resources. A processing unit executes a host driver that selectively enables access to the plurality of resources by the virtual function based on an operational state of the processing unit. In some cases, a state machine that determines a state of the virtual function and the host driver that enables access to the plurality of resources by the virtual function based on the state of the virtual function executing on the processing unit. The subsets of the plurality of resources are used to implement a frame buffer, one or more context registers, a doorbell, and one or more mailbox registers.Type: ApplicationFiled: December 10, 2020Publication date: June 16, 2022Inventors: Yinan JIANG, Min ZHANG
-
Publication number: 20220188139Abstract: A technique for managing access to a micro engine, the method comprising: determining that a virtual function “VF”) is to be given access to direct communication with a micro engine; in response to the determining, configuring the micro engine to accept direct communication from the VF; monitoring for unpermitted communication; and after a time period has expired, configuring the micro engine to no longer accept direct communication from the VF.Type: ApplicationFiled: December 14, 2020Publication date: June 16, 2022Applicant: ATI Technologies ULCInventors: Yinan Jiang, Kamraan Nasim, Dezhi Ming, Ahmed M. Abdelkhalek, Dmytro Chenchykov, Andy Sung
-
Patent number: 11269672Abstract: A processing system detects excessive requests sent on behalf of a virtual machine executing at the processing system within a predetermined period of time and denies subsequent requests sent on behalf of that virtual machine until after the predetermined period of time has elapsed in order to grant access to resources of the processing system for servicing requests from other virtual machines and to prevent a virtual machine that has been compromised by an attack from overwhelming the processing system with malicious requests. The processing system sets a threshold number of event requests for each type of event request that can occur within a predetermined period of time. If the number of event requests of a certain type exceeds the threshold for that event type, the processing system ignores subsequent event requests of that type until the predetermined period of time has expired.Type: GrantFiled: April 30, 2019Date of Patent: March 8, 2022Assignees: ADVANCED MICRO DEVICES (SHANGHAI) CO., LTD., ATI Technologies ULCInventors: Yinan Jiang, Kun Xue
-
Publication number: 20220058048Abstract: A technique for varying firmware for different virtual functions in a virtualized device is provided. The virtualized device includes a hardware accelerator and a microcontroller that executes firmware. The virtualized device is virtualized in that the virtualized device performs work for different virtual functions (with different virtual functions associated with different virtual machines), each function getting a “time-slice” during which work is performed for that function. To vary the firmware, each time the virtualized device switches from performing work for a current virtual function to work for a subsequent virtual function, one or more microcontrollers of the virtualized device examines memory storing addresses for firmware for the subsequent virtual function and begins executing the firmware for that subsequent virtual function. The addresses for the firmware are provided by a corresponding virtual machine at configuration time.Type: ApplicationFiled: November 2, 2021Publication date: February 24, 2022Applicant: ATI Technologies ULCInventors: Yinan Jiang, Ahmed M. Abdelkhalek, Guopei Qiao, Andy Sung, Haibo Liu, Dezhi Ming, Zhidong Xu
-
Patent number: 11256530Abstract: A processing system identifies a subset of pages of memory allocated to a source guest virtual machine (VM) running at a first graphics processing unit (GPU) that were modified by the source guest VM and transferring only the subset to a destination guest VM running at a second GPU when performing a live migration from the source guest VM to the destination guest VM. The first GPU maintains a page table of system memory addresses or frame buffer addresses allocated to and accessed by the source guest VM during a session, including an indication of whether the data was modified. Based on the page table information, the processing system identifies and transfers only the modified pages from the source guest VM to the destination guest VM, thereby reducing the time and bandwidth used for migration.Type: GrantFiled: December 14, 2018Date of Patent: February 22, 2022Assignee: ATI TECHNOLOGIES ULCInventors: Yinan Jiang, Jeffrey G. Cheng
-
Patent number: 11194614Abstract: A technique for varying firmware for different virtual functions in a virtualized device is provided. The virtualized device includes a hardware accelerator and a microcontroller that executes firmware. The virtualized device is virtualized in that the virtualized device performs work for different virtual functions (with different virtual functions associated with different virtual machines), each function getting a “time-slice” during which work is performed for that function. To vary the firmware, each time the virtualized device switches from performing work for a current virtual function to work for a subsequent virtual function, one or more microcontrollers of the virtualized device examines memory storing addresses for firmware for the subsequent virtual function and begins executing the firmware for that subsequent virtual function. The addresses for the firmware are provided by a corresponding virtual machine at configuration time.Type: GrantFiled: October 2, 2019Date of Patent: December 7, 2021Assignee: ATI Technologies ULCInventors: Yinan Jiang, Ahmed M. Abdelkhalek, Guopei Qiao, Andy Sung, Haibo Liu, Dezhi Ming, Zhidong Xu
-
Patent number: 11182186Abstract: A technique for recovering from a hang in a virtualized accelerated processing device (“APD”) is provided. In the virtualization scheme, different virtual machines are assigned different “time-slices” in which to use the APD. When a time-slice expires, the APD stops operations for a current VM and starts operations for another VM. To stop operations on the APD, a virtualization scheduler sends a request to idle the APD. The APD responds by completing work and idling. If one or more portions of the APD do not complete this idling process before a timeout expires, then a hang occurs. In response to the hang, the virtualization scheduler informs the hypervisor that a hang has occurred. The hypervisor performs a function level reset on the APD and informs the VM that the hang has occurred. The VM responds by stopping command issue to the APD and re-initializing the APD for the function.Type: GrantFiled: July 28, 2017Date of Patent: November 23, 2021Assignees: Advanced Micro Devices, Inc., ATI Technologies ULCInventors: Anthony Asaro, Yinan Jiang, Andy Sung, Ahmed M. Abdelkhalek, Xiaowei Wang, Sidney D. Fortes
-
Patent number: 11100604Abstract: Systems, apparatuses, and methods for scheduling jobs for multiple frame-based applications are disclosed. A computing system executes a plurality of frame-based applications for generating pixels for display. The applications convey signals to a scheduler to notify the scheduler of various events within a given frame being rendered. The scheduler adjusts the priorities of applications based on the signals received from the applications. The scheduler attempts to adjust priorities of applications and schedule jobs from these applications so as to minimize the perceived latency of each application. When an application has enqueued the last job for the current frame, the scheduler raises the priority of the application to high. This results in the scheduler attempting to schedule all remaining jobs for the application back-to-back. Once all jobs of the application have been completed, the priority of the application is reduced, permitting jobs of other applications to be executed.Type: GrantFiled: January 31, 2019Date of Patent: August 24, 2021Assignees: Advanced Micro Devices, Inc., ATI Technologies ULCInventors: Jeffrey Gongxian Cheng, Ahmed M. Abdelkhalek, Yinan Jiang, Xingsheng Wan, Anthony Asaro, David Martinez Nieto
-
Patent number: 10923082Abstract: A processing unit includes a processor core that implements a physical function that supports multiple virtual functions. The processing unit includes a bus interface that supports communication between an external bus and the physical and virtual functions implemented using the processor core. During a reset of the processing unit, power is interrupted to the processor core power to the bus interface is maintained. The bus interface responds to requests for the physical and virtual functions received over the external bus concurrently with the power interruption. The bus interface responds based on state information associated with the virtual function. Power is restored to the processor core in response to the reinitialization of the GPU. The bus interface stops responding to requests for the physical and virtual functions received over the bus interface in response to restoring the power to the processor core and forwards requests received over the external bus from the bus interface to the processor core.Type: GrantFiled: October 31, 2018Date of Patent: February 16, 2021Assignee: ATI TECHNOLOGIES ULCInventors: Yinan Jiang, Zhigang Luo
-
Publication number: 20200334064Abstract: A processing system detects excessive requests sent on behalf of a virtual machine executing at the processing system within a predetermined period of time and denies subsequent requests sent on behalf of that virtual machine until after the predetermined period of time has elapsed in order to grant access to resources of the processing system for servicing requests from other virtual machines and to prevent a virtual machine that has been compromised by an attack from overwhelming the processing system with malicious requests. The processing system sets a threshold number of event requests for each type of event request that can occur within a predetermined period of time. If the number of event requests of a certain type exceeds the threshold for that event type, the processing system ignores subsequent event requests of that type until the predetermined period of time has expired.Type: ApplicationFiled: April 30, 2019Publication date: October 22, 2020Inventors: Yinan JIANG, Kun XUE
-
Publication number: 20200250787Abstract: Systems, apparatuses, and methods for scheduling jobs for multiple frame-based applications are disclosed. A computing system executes a plurality of frame-based applications for generating pixels for display. The applications convey signals to a scheduler to notify the scheduler of various events within a given frame being rendered. The scheduler adjusts the priorities of applications based on the signals received from the applications. The scheduler attempts to adjust priorities of applications and schedule jobs from these applications so as to minimize the perceived latency of each application. When an application has enqueued the last job for the current frame, the scheduler raises the priority of the application to high. This results in the scheduler attempting to schedule all remaining jobs for the application back-to-back. Once all jobs of the application have been completed, the priority of the application is reduced, permitting jobs of other applications to be executed.Type: ApplicationFiled: January 31, 2019Publication date: August 6, 2020Inventors: Jeffrey Gongxian Cheng, Ahmed M. Abdelkhalek, Yinan Jiang, Xingsheng Wan, Anthony Asaro, David Martinez Nieto
-
Publication number: 20200249987Abstract: The present disclosure relates to implementing a system for facilitating the migration of virtual machines and corresponding virtual functions from a source host machine to a destination host machine. A source computing device is configured to execute a plurality of virtual machines such that, each of the plurality of virtual machines is associated with at least one virtual function. In response to receiving a migration request, the source computing device is configured to save a state associated with a preempted virtual function for transfer to a destination computing device. The state associated with the preempted virtual function is a subset of a plurality of states associated with the plurality of virtual machines.Type: ApplicationFiled: February 18, 2019Publication date: August 6, 2020Inventors: Yinan JIANG, Jeffrey G. CHENG, Kun XUE
-
Publication number: 20200192691Abstract: A processing system identifies a subset of pages of memory allocated to a source guest virtual machine (VM) running at a first graphics processing unit (GPU) that were modified by the source guest VM and transferring only the subset to a destination guest VM running at a second GPU when performing a live migration from the source guest VM to the destination guest VM. The first GPU maintains a page table of system memory addresses or frame buffer addresses allocated to and accessed by the source guest VM during a session, including an indication of whether the data was modified. Based on the page table information, the processing system identifies and transfers only the modified pages from the source guest VM to the destination guest VM, thereby reducing the time and bandwidth used for migration.Type: ApplicationFiled: December 14, 2018Publication date: June 18, 2020Inventors: Yinan JIANG, Jeffrey G. CHENG