Patents by Inventor Ying-Chih Hsu
Ying-Chih Hsu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250110172Abstract: A semiconductor package includes an array of through-substrate-via (TSV) structures comprising a number (O) of TSV structures, wherein the array comprises a number (M) of active TSV structures; a number (N) of contact structures, the contact structures comprising a plurality of pairs configured to receive an input test signal and provide an output test signal, respectively; and a plurality of binary-tree branches, each of the plurality of binary-tree branches electrically coupling a first one of the active TSV structures to a second one of the active TSV structures and a third one of the active TSV structures.Type: ApplicationFiled: October 2, 2023Publication date: April 3, 2025Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ying-Chih Hsu, Jui-Cheng Huang, Mu Wei Lee, Wei-Tao Shaw
-
Publication number: 20250096684Abstract: A power converter module includes a ground terminal, an input voltage terminal configured to receive a raw input voltage, and an interconnection terminal configured to provide a regulated output voltage to a load such as a SOC or SIP system to be powered. A voltage regulator is connected to the ground terminal and the input voltage terminal. An inductor has an inductor output connected to the interconnection terminal.Type: ApplicationFiled: November 25, 2024Publication date: March 20, 2025Inventors: Ying-Chih Hsu, Eric Soenen, Alan Roth
-
Patent number: 12155307Abstract: A power converter module includes a ground terminal, an input voltage terminal configured to receive a raw input voltage, and an interconnection terminal configured to provide a regulated output voltage to a load such as a SOC or SIP system to be powered. A voltage regulator is connected to the ground terminal and the input voltage terminal. An inductor has an inductor output connected to the interconnection terminal.Type: GrantFiled: December 26, 2023Date of Patent: November 26, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ying-Chih Hsu, Eric Soenen, Alan Roth
-
Publication number: 20240355720Abstract: A method of manufacturing a semiconductor device is provided. A permalloy device is received. An interposer die is formed. A conductive coil is formed over a substrate, and the conductive coil includes a bottom metal layer over the substrate, a middle metal layer and a top metal layer interconnected to each other. The permalloy device is disposed in the middle metal layer through a pick and place operation before forming the top metal layer of the conductive coil. A semiconductor die is bonded to the interposer die. The permalloy device has a polygonal ring shape wrapped with the conductive coil.Type: ApplicationFiled: June 17, 2024Publication date: October 24, 2024Inventors: YING-CHIH HSU, WEN-SHIANG LIAO
-
Patent number: 12046544Abstract: A semiconductor device includes a method of manufacturing a semiconductor device. The method includes forming an interconnect structure. In some embodiments, the forming of the interconnect structure includes forming a first patterned layer over a substrate, attaching a die attach film (DAF) to a permalloy device and transporting the permalloy device to the first patterned layer through a pick and place operation, forming a second patterned layer in the same tier as the permalloy device, and bonding a semiconductor die to the interconnect structure. In some embodiments, the second patterned layer is aligned with the first patterned layer, forming a third patterned layer over the second patterned layer and the permalloy device. In some embodiments, the first patterned layer, the second patterned layer and the third patterned layer collectively form a coil winding around the permalloy device.Type: GrantFiled: July 29, 2022Date of Patent: July 23, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Ying-Chih Hsu, Wen-Shiang Liao
-
Publication number: 20240235393Abstract: A power converter module includes a ground terminal, an input voltage terminal configured to receive a raw input voltage, and an interconnection terminal configured to provide a regulated output voltage to a load such as a SOC or SIP system to be powered. A voltage regulator is connected to the ground terminal and the input voltage terminal. An inductor has an inductor output connected to the interconnection terminal.Type: ApplicationFiled: December 26, 2023Publication date: July 11, 2024Inventors: Ying-Chih Hsu, Eric Soenen, Alan Roth
-
Patent number: 12002770Abstract: A package includes first and second redistribution structures, a die, a permalloy structure, a molding material and a plurality of through vias. The first redistribution structure includes a first metal pattern. The die is disposed over the first redistribution structure. The molding material is disposed over the first redistribution structure and surrounds the die and the permalloy structure. The second redistribution structure is disposed over the die, the permalloy structure and the molding material, and includes a second metal pattern. The through vias penetrate the molding material and connects the first metal pattern to the second metal pattern. The permalloy structure includes a first member and a second member isolated from the first member, the first member and the second member are surrounded by the plurality of through vias and sandwiched between the first metal pattern and the second metal pattern. A method for forming a package is also provided.Type: GrantFiled: February 11, 2020Date of Patent: June 4, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Ying-Chih Hsu, Wen-Shiang Liao
-
Patent number: 11855539Abstract: A power converter module includes a ground terminal, an input voltage terminal configured to receive a raw input voltage, and an interconnection terminal configured to provide a regulated output voltage to a load such as a SOC or SIP system to be powered. A voltage regulator is connected to the ground terminal and the input voltage terminal. An inductor has an inductor output connected to the interconnection terminal.Type: GrantFiled: February 1, 2022Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ying-Chih Hsu, Eric Soenen, Alan Roth
-
Publication number: 20230261572Abstract: A semiconductor structure includes a first substrate. A first die and a second die are disposed over the first substrate and are adjacent to one another. A plurality of first conductive bumps are disposed between the first substrate and the first die and between the first substrate and the second die. A second substrate is disposed below the first substrate. A plurality of second conductive bumps is disposed between the first substrate and the second substrate. An in-package voltage regulator (PVR) chip is disposed over the second substrate. A molding material is disposed over the first substrate and surrounds the first die, the second die, the plurality of first conductive bumps, the plurality of second conductive bumps, and the PVR chip.Type: ApplicationFiled: April 24, 2023Publication date: August 17, 2023Inventors: Alan Roth, Haohua Zhou, Eric Soenen, Ying-Chih Hsu, Paul Ranucci, Mei Hsu Wong, Tze-Chiang Huang
-
Patent number: 11671010Abstract: A semiconductor structure includes a first substrate. A first die and a second die are disposed over the first substrate and are adjacent to one another. A plurality of first conductive bumps are disposed between the first substrate and the first die and between the first substrate and the second die. A second substrate is disposed below the first substrate. A plurality of second conductive bumps is disposed between the first substrate and the second substrate. An in-package voltage regulator (PVR) chip is disposed over the second substrate. A molding material is disposed over the first substrate and surrounds the first die, the second die, the plurality of first conductive bumps, the plurality of second conductive bumps, and the PVR chip.Type: GrantFiled: August 12, 2020Date of Patent: June 6, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Alan Roth, Haohua Zhou, Eric Soenen, Ying-Chih Hsu, Paul Ranucci, Mei Hsu Wong, Tze-Chiang Huang
-
Publication number: 20220367332Abstract: A semiconductor device includes a method of manufacturing a semiconductor device. The method includes forming an interconnect structure. In some embodiments, the forming of the interconnect structure includes forming a first patterned layer over a substrate, attaching a die attach film (DAF) to a permalloy device and transporting the permalloy device to the first patterned layer through a pick and place operation, forming a second patterned layer in the same tier as the permalloy device, and bonding a semiconductor die to the interconnect structure. In some embodiments, the second patterned layer is aligned with the first patterned layer, forming a third patterned layer over the second patterned layer and the permalloy device. In some embodiments, the first patterned layer, the second patterned layer and the third patterned layer collectively form a coil winding around the permalloy device.Type: ApplicationFiled: July 29, 2022Publication date: November 17, 2022Inventors: YING-CHIH HSU, WEN-SHIANG LIAO
-
Patent number: 11450595Abstract: A semiconductor device includes a semiconductor substrate, an interconnect structure, and a permalloy device. The interconnect structure is disposed over the semiconductor substrate. The interconnect structure includes a conductive coil. The conductive coil includes horizontally-extending metal lines, and vertically-extending vias electrically connecting the metal lines. The permalloy device is disposed in the interconnector structure and wound around by the conductive coil and insulated by the conductive coil, wherein the permalloy device and the conductive coil in combination define an inductor, and the permalloy device serves as a magnetic core of the inductor.Type: GrantFiled: December 27, 2019Date of Patent: September 20, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Ying-Chih Hsu, Wen-Shiang Liao
-
Publication number: 20220158556Abstract: A power converter module includes a ground terminal, an input voltage terminal configured to receive a raw input voltage, and an interconnection terminal configured to provide a regulated output voltage to a load such as a SOC or SIP system to be powered. A voltage regulator is connected to the ground terminal and the input voltage terminal. An inductor has an inductor output connected to the interconnection terminal.Type: ApplicationFiled: February 1, 2022Publication date: May 19, 2022Inventors: Ying-Chih Hsu, Eric Soenen, Alan Roth
-
Patent number: 11271482Abstract: A DC-DC converter and a DC-DC converter operation method are provided. The DC-DC converter includes a power stage, an error amplifier, a pulse width modulation (PWM) generator, and a gate controller. The power stage includes a first transistor and a second transistor. The voltage dividers are configured to perform a voltage division on a first node of the power stage and a second node to generate a first voltage and a second voltage. The first node is an output node of the DC-DC converter and the second node is a node between the first transistor and the second transistor of the DC-DC converter. The comparator is configured to compare the first voltage and the second voltage to generate a turn-on time signal of the first transistor according to a comparison result.Type: GrantFiled: March 2, 2020Date of Patent: March 8, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Chun Chang, Alan Roth, Eric Soenen, Ying-Chih Hsu
-
Patent number: 11245329Abstract: A power converter module includes a ground terminal, an input voltage terminal confirmed to receive a raw input voltage, and an interconnection terminal configured to provide a regulated output voltage to a load such as a SOC or SIP system to be powered. A voltage regulator is connected to the ground terminal and the input voltage terminal. An inductor has an inductor output connected to the interconnection terminal.Type: GrantFiled: February 21, 2018Date of Patent: February 8, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ying-Chih Hsu, Eric Soenen, Alan Roth
-
Patent number: 11204614Abstract: A current balance circuit including a current sensing front end for sensing an output signal from each of a plurality of switching regulators and a current sensor for receiving the sensed output signal and converting the sensed signal into a sensed current signal. The current balance circuit further includes a current averaging circuit for receiving the sensed output signals and determining an average current output for the plurality of switching regulators and a current difference circuit for receiving the average current value and the sensed current signals and determining a current difference for each of the plurality of switching regulators. A calibration circuit is included for receiving the current differences and calculating a calibration value corresponding to each of the plurality of switching regulators which provides an indication of how to adjust a current output of the plurality of switching regulators to balance the current across the plurality of switching regulators.Type: GrantFiled: September 28, 2018Date of Patent: December 21, 2021Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Ying-Chih Hsu, Alan Roth, Eric Soenen
-
Patent number: 11158448Abstract: An inductor is formed in an IC device packaging structure. The structure includes an encapsulating material, with a ferromagnetic core in the encapsulation material. A plurality of metal layers are provided in the encapsulation material forming an inductor coil extending around the ferromagnetic core so as to form an inductor.Type: GrantFiled: June 14, 2018Date of Patent: October 26, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Alan Roth, Eric Soenen, Ying-Chih Hsu, Nick Samra, Stefan Rusu
-
Publication number: 20210249952Abstract: A semiconductor structure includes a first substrate. A first die and a second die are disposed over the first substrate and are adjacent to one another. A plurality of first conductive bumps are disposed between the first substrate and the first die and between the first substrate and the second die. A second substrate is disposed below the first substrate. A plurality of second conductive bumps is disposed between the first substrate and the second substrate. An in-package voltage regulator (PVR) chip is disposed over the second substrate. A molding material is disposed over the first substrate and surrounds the first die, the second die, the plurality of first conductive bumps, the plurality of second conductive bumps, and the PVR chip.Type: ApplicationFiled: August 12, 2020Publication date: August 12, 2021Inventors: Alan Roth, Haohua Zhou, Eric Soenen, Ying-Chih Hsu, Paul Ranucci, Mei Hsu Wong, Tze-Chiang Huang
-
Publication number: 20210249366Abstract: A package includes first and second redistribution structures, a die, a permalloy structure, a molding material and a plurality of through vias. The first redistribution structure includes a first metal pattern. The die is disposed over the first redistribution structure. The molding material is disposed over the first redistribution structure and surrounds the die and the permalloy structure. The second redistribution structure is disposed over the die, the permalloy structure and the molding material, and includes a second metal pattern. The through vias penetrate the molding material and connects the first metal pattern to the second metal pattern. The permalloy structure includes a first member and a second member isolated from the first member, the first member and the second member are surrounded by the plurality of through vias and sandwiched between the first metal pattern and the second metal pattern. A method for forming a package is also provided.Type: ApplicationFiled: February 11, 2020Publication date: August 12, 2021Inventors: YING-CHIH HSU, WEN-SHIANG LIAO
-
Patent number: 11075136Abstract: A method of transferring heat in a package includes conducting heat from a first device to a second device by a low thermal resistance substrate path in a chip layer of the package, conducting heat from an integrated circuit (IC) to a first package layer of the package, conducting heat from the first package layer of the package to at least a first set of through-vias positioned in the chip layer, and conducting heat from the first set of through-vias to a surface of a second package layer opposite the chip layer. The first device and the second device is part of the IC chip. The first package layer is adjacent to the chip layer.Type: GrantFiled: February 7, 2020Date of Patent: July 27, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ying-Chih Hsu, Alan Roth, Chuei-Tang Wang, Chih-Yuan Chang, Eric Soenen, Chih-Lin Chen