Patents by Inventor Ying-Zu Lin
Ying-Zu Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11444634Abstract: A time-interleaved noise-shaping successive-approximation analog-to-digital converter (TI NS-SAR ADC) is shown. A first successive-approximation channel has a first set of successive-approximation registers, and a first coarse comparator operative to coarsely adjust the first set of successive-approximation registers. A second successive-approximation channel has a second set of successive-approximation registers, and a second coarse comparator operative to coarsely adjust the second set of successive-approximation registers. A fine comparator is provided to finely adjust the first set of successive-approximation registers and the second set of successive-approximation registers alternately. A noise-shaping circuit is provided to sample residues of the first and second successive-approximation channels for the fine comparator to finely adjust the first and second sets of successive-approximation registers.Type: GrantFiled: May 10, 2021Date of Patent: September 13, 2022Assignee: MEDIATEK INC.Inventors: Chin-Yu Lin, Ying-Zu Lin, Chih-Hou Tsai, Chao-Hsin Lu
-
Publication number: 20210266006Abstract: A time-interleaved noise-shaping successive-approximation analog-to-digital converter (TI NS-SAR ADC) is shown. A first successive-approximation channel has a first set of successive-approximation registers, and a first coarse comparator operative to coarsely adjust the first set of successive-approximation registers. A second successive-approximation channel has a second set of successive-approximation registers, and a second coarse comparator operative to coarsely adjust the second set of successive-approximation registers. A fine comparator is provided to finely adjust the first set of successive-approximation registers and the second set of successive-approximation registers alternately. A noise-shaping circuit is provided to sample residues of the first and second successive-approximation channels for the fine comparator to finely adjust the first and second sets of successive-approximation registers.Type: ApplicationFiled: May 10, 2021Publication date: August 26, 2021Inventors: Chin-Yu LIN, Ying-Zu LIN, Chih-Hou TSAI, Chao-Hsin LU
-
Patent number: 11043958Abstract: A time-interleaved noise-shaping successive-approximation analog-to-digital converter (TI NS-SAR ADC) is shown. A first successive-approximation channel has a first set of successive-approximation registers, and a first coarse comparator operative to coarsely adjust the first set of successive-approximation registers. A second successive-approximation channel has a second set of successive-approximation registers, and a second coarse comparator operative to coarsely adjust the second set of successive-approximation registers. A fine comparator is provided to finely adjust the first set of successive-approximation registers and the second set of successive-approximation registers alternately. A noise-shaping circuit is provided to sample residues of the first and second successive-approximation channels for the fine comparator to finely adjust the first and second sets of successive-approximation registers.Type: GrantFiled: August 11, 2020Date of Patent: June 22, 2021Assignee: MEDIATEK INC.Inventors: Chin-Yu Lin, Ying-Zu Lin, Chih-Hou Tsai, Chao-Hsin Lu
-
Publication number: 20210119637Abstract: A time-interleaved noise-shaping successive-approximation analog-to-digital converter (TI NS-SAR ADC) is shown. A first successive-approximation channel has a first set of successive-approximation registers, and a first coarse comparator operative to coarsely adjust the first set of successive-approximation registers. A second successive-approximation channel has a second set of successive-approximation registers, and a second coarse comparator operative to coarsely adjust the second set of successive-approximation registers. A fine comparator is provided to finely adjust the first set of successive-approximation registers and the second set of successive-approximation registers alternately. A noise-shaping circuit is provided to sample residues of the first and second successive-approximation channels for the fine comparator to finely adjust the first and second sets of successive-approximation registers.Type: ApplicationFiled: August 11, 2020Publication date: April 22, 2021Inventors: Chin-Yu LIN, Ying-Zu LIN, Chih-Hou TSAI, Chao-Hsin LU
-
Patent number: 10840932Abstract: A noise-shaping successive approximation analog-to-digital converter (NS-SAR ADC) using a passive noise-shaping technique with 1-input-pair SAR comparator is introduced. A residue sampling and integration circuit is coupled between a DAC and the comparator, for sampling a residue voltage generated by the DAC and charge-sharing of the sampled residue voltage. A first integral capacitor is coupled between a first input terminal of a comparator and a first output terminal of a DAC. After a first residue capacitor samples a residue generated by the DAC, the first residue capacitor is coupled to the first integral capacitor for charge-sharing of the residue voltage.Type: GrantFiled: August 13, 2019Date of Patent: November 17, 2020Assignee: MEDIATEK INC.Inventors: Ying-Zu Lin, Chin-Yu Lin, Chih-Hou Tsai, Shan-Chih Tsou, Chao-Hsin Lu
-
Publication number: 20200119744Abstract: A noise-shaping successive approximation analog-to-digital converter (NS-SAR ADC) using a passive noise-shaping technique with 1-input-pair SAR comparator is introduced. A residue sampling and integration circuit is coupled between a DAC and the comparator, for sampling a residue voltage generated by the DAC and charge-sharing of the sampled residue voltage. A first integral capacitor is coupled between a first input terminal of a comparator and a first output terminal of a DAC. After a first residue capacitor samples a residue generated by the DAC, the first residue capacitor is coupled to the first integral capacitor for charge-sharing of the residue voltage.Type: ApplicationFiled: August 13, 2019Publication date: April 16, 2020Inventors: Ying-Zu LIN, Chin-Yu LIN, Chih-Hou TSAI, Shan-Chih TSOU, Chao-Hsin LU
-
Patent number: 10236903Abstract: A charge compensation circuit for use in an analog-to-digital converter (ADC) includes at least one capacitor and at least one logic circuit. A first terminal of the capacitor is coupled to a reference voltage of the analog-to-digital converter. The logic circuit is configured to adjust a voltage at a second terminal of the capacitor according to a control signal. The control signal is determined according to at least one output bit from the analog-to-digital converter.Type: GrantFiled: April 24, 2017Date of Patent: March 19, 2019Assignee: MEDIATEK INC.Inventors: Ying-Zu Lin, Rong-Sing Chu
-
Patent number: 10177216Abstract: A metal-oxide-metal (MOM) capacitor is provided in the present invention. The MOM capacitor includes a capacitor element, wherein the capacitor element includes a first electrode and a second electrode. A projection of the first electrode includes a closed pattern in the vertical projection direction. A projection of the second electrode is surrounded by the closed pattern of the projection of the first electrode in the vertical projection direction.Type: GrantFiled: May 2, 2017Date of Patent: January 8, 2019Assignee: MEDIATEK INC.Inventors: Chih-Hou Tsai, Wei-Hao Tsai, Rong-Sing Chu, Ying-Zu Lin, Chao-Hsin Lu
-
Publication number: 20170352719Abstract: A metal-oxide-metal (MOM) capacitor is provided in the present invention. The MOM capacitor includes a capacitor element, wherein the capacitor element includes a first electrode and a second electrode. A projection of the first electrode includes a closed pattern in the vertical projection direction. A projection of the second electrode is surrounded by the closed pattern of the projection of the first electrode in the vertical projection direction.Type: ApplicationFiled: May 2, 2017Publication date: December 7, 2017Inventors: Chih-Hou Tsai, Wei-Hao Tsai, Rong-Sing Chu, Ying-Zu Lin, Chao-Hsin Lu
-
Publication number: 20170346498Abstract: A charge compensation circuit for use in an analog-to-digital converter (ADC) includes at least one capacitor and at least one logic circuit. A first terminal of the capacitor is coupled to a reference voltage of the analog-to-digital converter. The logic circuit is configured to adjust a voltage at a second terminal of the capacitor according to a control signal. The control signal is determined according to at least one output bit from the analog-to-digital converter.Type: ApplicationFiled: April 24, 2017Publication date: November 30, 2017Inventors: Ying-Zu LIN, Rong-Sing CHU
-
Patent number: 9819354Abstract: A reference voltage generator for an analog-to-digital converter (ADC) includes a current source coupled to a power supply, and a first transistor coupled between the current source and a first resistive circuit. The first resistive circuit is coupled to the first transistor. The reference voltage generator further includes a second transistor having a gate coupled to the current source and a gate of the first transistor, for providing a reference voltage to the ADC, an impedance circuit coupled to the second transistor, for selectively providing a variable impedance.Type: GrantFiled: May 19, 2017Date of Patent: November 14, 2017Assignee: MEDIATEK INC.Inventors: Chihhou Tsai, Ying-Zu Lin
-
Publication number: 20170257110Abstract: A reference voltage generator for an analog-to-digital converter (ADC) includes a current source coupled to a power supply, and a first transistor coupled between the current source and a first resistive circuit. The first resistive circuit is coupled to the first transistor. The reference voltage generator further includes a second transistor having a gate coupled to the current source and a gate of the first transistor, for providing a reference voltage to the ADC, an impedance circuit coupled to the second transistor, for selectively providing a variable impedance.Type: ApplicationFiled: May 19, 2017Publication date: September 7, 2017Inventors: Chihhou TSAI, Ying-Zu LIN
-
Patent number: 9698813Abstract: An input buffer for an ADC is provided. The input buffer includes a receiving circuit and an impedance circuit. The receiving circuit is coupled between a power supply and a sample-and-hold circuit of the ADC, and receives an analog input signal and generating an analog signal. The impedance circuit is coupled to the receiving circuit, and selectively provides a variable impedance. When the sample-and-hold circuit of the ADC is operated in a first phase, the impedance circuit provides a small impedance, and when the sample-and-hold circuit of the ADC is operated in a second phase, the impedance circuit provides a large impedance.Type: GrantFiled: October 26, 2016Date of Patent: July 4, 2017Assignee: MEDIATEK INC.Inventors: Chihhou Tsai, Ying-Zu Lin
-
Publication number: 20170155399Abstract: An input buffer for an ADC is provided. The input buffer includes a receiving circuit and an impedance circuit. The receiving circuit is coupled between a power supply and a sample-and-hold circuit of the ADC, and receives an analog input signal and generating an analog signal. The impedance circuit is coupled to the receiving circuit, and selectively provides a variable impedance. When the sample-and-hold circuit of the ADC is operated in a first phase, the impedance circuit provides a small impedance, and when the sample-and-hold circuit of the ADC is operated in a second phase, the impedance circuit provides a large impedance.Type: ApplicationFiled: October 26, 2016Publication date: June 1, 2017Inventors: Chihhou TSAI, Ying-Zu LIN
-
Patent number: 9142181Abstract: A display driver, which comprises: a first predetermined voltage level providing apparatus, for providing a first predetermined voltage level group comprising at least one first predetermined voltage level; a first image data providing apparatus, for outputting a first image data; and a detection controlling circuit, for determining if an output terminal of the first image data providing apparatus is pre-charged to the first predetermined voltage level according to a relation between an absolute value of a voltage level of the first image data and an absolute value of the first predetermined voltage level.Type: GrantFiled: August 12, 2013Date of Patent: September 22, 2015Assignee: NOVATEK Microelectronics Corp.Inventors: Chia-Hsun Kuo, Chia-Wei Su, Ji-Ting Chen, Shun-Hsun Yang, Wei-Hsiang Hung, Ying-Zu Lin, Li-Tang Lin
-
Publication number: 20140320474Abstract: A display driver, which comprises: a first predetermined voltage level providing apparatus, for providing a first predetermined voltage level group comprising at least one first predetermined voltage level; a first image data providing apparatus, for outputting a first image data; and a detection controlling circuit, for determining if an output terminal of the first image data providing apparatus is pre-charged to the first predetermined voltage level according to a relation between an absolute value of a voltage level of the first image data and an absolute value of the first predetermined voltage level.Type: ApplicationFiled: August 12, 2013Publication date: October 30, 2014Applicant: NOVATEK MICROELECTRONICS CORP.Inventors: Chia-Hsun Kuo, Chia-Wei Su, Ji-Ting Chen, Shun-Hsun Yang, Wei-Hsiang Hung, Ying-Zu Lin, Li-Tang Lin
-
Publication number: 20140247075Abstract: An interface circuit for signal transmission includes an amplifying circuit, a de-skew circuit and a latching unit. The amplifying circuit receives an input clock signal and outputs an output clock signal after amplifying the input clock signal. The de-skew circuit receives the output clock signal and outputs a de-skew clock signal as a trigger signal after removing a skew time of the output clock signal. The latching unit includes multiple sampling circuits, respectively receives multiple inputting data signals. The sampling circuits are controlled by the trigger signal to sample the inputting data signals and output multiple outputting data signals. The voltage amplitudes of the outputting data signals are larger than the voltage amplitudes of the inputting data signals and satisfy a required voltage amplitude by a subsequent circuit.Type: ApplicationFiled: August 22, 2013Publication date: September 4, 2014Applicant: Novatek Microelectronics Corp.Inventor: Ying-Zu Lin
-
Patent number: 8816737Abstract: An interface circuit for signal transmission includes an amplifying circuit, a de-skew circuit and a latching unit. The amplifying circuit receives an input clock signal and outputs an output clock signal after amplifying the input clock signal. The de-skew circuit receives the output clock signal and outputs a de-skew clock signal as a trigger signal after removing a skew time of the output clock signal. The latching unit includes multiple sampling circuits, respectively receives multiple inputting data signals. The sampling circuits are controlled by the trigger signal to sample the inputting data signals and output multiple outputting data signals. The voltage amplitudes of the outputting data signals are larger than the voltage amplitudes of the inputting data signals and satisfy a required voltage amplitude by a subsequent circuit.Type: GrantFiled: August 22, 2013Date of Patent: August 26, 2014Assignee: Novatek Microelectronics Corp.Inventor: Ying-Zu Lin
-
Publication number: 20140160104Abstract: A display driving method and an associated driving circuit are provided, where the display driving method includes: checking relationships between two voltage levels respectively represented by two continuously received digital codes received by a specific digital code input terminal and a first predetermined threshold, and preferably further checking a relationship between at least one voltage level represented by at least one digital code of the two continuously received digital codes and a first predetermined zone, in order to determine whether to pre-charge a specific set of display cells within a plurality of sets of display cells, the specific set corresponding to the specific digital code input terminal; when it is determined to pre-charge the specific set of display cells, temporarily conducting a pre-charging voltage generator to the specific set of display cells to pre-charge the specific set of display cells.Type: ApplicationFiled: August 12, 2013Publication date: June 12, 2014Applicant: NOVATEK MICROELECTRONICS CORP.Inventors: Ying-Zu Lin, Chia-Wei Su, Shun-Hsun Yang, Chia-Hsun Kuo, Li-Tang Lin
-
Patent number: 8310388Abstract: The configurations and adjusting method of a subrange analog-to-digital converter (ADC) are provided. The provided subrange ADC includes a X.5-bit flash ADC, a Y-bit SAR ADC and a (X+Y)-bit segmented capacitive digital-to-analog converter (DAC).Type: GrantFiled: March 17, 2011Date of Patent: November 13, 2012Assignee: National Cheng Kung UniversityInventors: Soon-Jyh Chang, Ying-Zu Lin, Chun-Cheng Liu