Patents by Inventor Yingjun Liu
Yingjun Liu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12288939Abstract: A plug, an electrical connector and a terminal device are provided. The plug is used for connecting to the terminal device related to a vehicle battery. One end of the plug can adapt to an output port of the terminal device, and the other end of the plug can be connected to the vehicle battery through wires, so that the terminal device can detect or perform charging and discharging operations on the vehicle battery. The plug includes an insulating housing, a first terminal arranged in the insulating housing, and at least a pair of second terminals arranged in the insulating housing. Each pair of second terminals being distributed in central symmetry with the first terminal as the center, and the polarity of the first terminal is the opposite of the polarity of the second terminals.Type: GrantFiled: December 13, 2021Date of Patent: April 29, 2025Assignee: AUTEL INTELLIGENT TECHNOLOGY CORP., LTD.Inventors: Dengguo Zhang, Yingjun Liu
-
Publication number: 20250018372Abstract: A method for preparing nanomaterial macroscopic composites through substrate heating and solvent evaporation is provided, and the method includes setting a substrate, and preparing a reaction precursor solution required for the synthesis of nanomaterials; evenly dropping a small volume of the precursor solution on/in the substrate; performing a heating method to make the substrate generate a heat and transferring the heat to the precursor solution on/in the substrate; after a period of time, terminating the heating of the substrate to finish the synthesis, removing and cleaning the substrate, thus obtaining corresponding nanomaterial macroscopic composites.Type: ApplicationFiled: April 8, 2022Publication date: January 16, 2025Applicant: ZHEJIANG UNIVERSITYInventors: Yingchun FU, Lin ZHANG, Yingjun LIU, Chao GAO, Yibin YING
-
Publication number: 20240410085Abstract: A preparation method for a large crystal region high crystallinity carbonaceous fiber, where a wet spinning method is mainly used to assemble graphene oxide and other polymer materials in liquid phase, a two-dimensional graphene oxide sheet performs a “template orienting effect” on polymer molecules, making the directional crystallization of polymer molecules, resulting in fiber with high orientation and crystallinity. Graphene sheet catalyzes pyrolyzed molecules through a “graphitization inducing effect” to directionally generate graphene-like carbon layers after following high temperature treatment, thereby promoting stacking behavior of graphene sheets, and a composite carbonaceous fiber with an optimal crystallinity is prepared. The graphene fiber material prepared by the present method has characteristics of low cost, high crystallinity and high performance, and can be applied to a field of lightweight structural materials.Type: ApplicationFiled: August 15, 2024Publication date: December 12, 2024Inventors: Chao Gao, Xin Ming, Zhen Xu, Yingjun Liu
-
Publication number: 20240355956Abstract: A method for forming porous Ill-nitride material comprises the steps of exposing a Ill-nitride material to a gas, coupling the Ill-nitride material to one terminal of a power supply, and coupling an electrode to another terminal of the power supply, and via the gas forming a circuit. The method comprises the step of energising the circuit to etch a plurality of pores in the Ill-nitride material and thereby form a porous Ill-nitride material. Pores are preferably formed in Ill-nitride material having a charge carrier density of greater than 1×1017 cm3. A semiconductor structure, a template for semiconductor overgrowth, and a semiconductor device comprising porous Ill-nitride material formed by the method are also provided.Type: ApplicationFiled: August 26, 2022Publication date: October 24, 2024Inventors: Yingjun LIU, Tongtong ZHU
-
Publication number: 20240154059Abstract: A method of controlling bow in a layered semiconductor structure comprises the steps of: providing a layered semiconductor structure comprising a first layer of III-nitride semiconductor material on a substrate, the layered semiconductor structure having a first bow, and forming a porous region of III-nitride semiconductor material over the first layer of III-nitride semiconductor material, in which the layered semiconductor structure comprising the porous region has a second bow different from the first bow. A semiconductor structure having controllable bow comprises a first layer of III-nitride semiconductor material on a substrate, and a porous region of III-nitride semiconductor material over the first layer of III-nitride semiconductor material. The layered semiconductor structure comprising the porous region has a second bow, and the second bow is tunable by tuning a porosity and/or thickness of the porous region.Type: ApplicationFiled: March 3, 2022Publication date: May 9, 2024Inventors: Tongtong ZHU, Yingjun LIU, Muhammad ALI
-
Publication number: 20240014348Abstract: A method of manufacturing an LED device comprises the steps of: forming a second LED structure over a first LED structure, in which at least one of the first or second LED structures is positioned over a porous region of III-nitride material. An LED device comprises a second LED structure positioned over a first LED structure, in which at least one of the first or second LED structures is positioned over a porous region of III-nitride material. An array of LEDs and a three-colour LED device are also provided.Type: ApplicationFiled: August 4, 2021Publication date: January 11, 2024Inventors: Yingjun LIU, Tongtong ZHU, Muhammad ALI
-
Publication number: 20230378237Abstract: A method of manufacturing an LED device comprises the steps of: providing a template comprising a first porous region of III-nitride material; forming a first LED structure on the template above the first porous region; and forming a second LED structure on the template, in which the second LED structure is not positioned above the first porous region. An LED device comprises a first LED structure, over a first porous region of III-nitride material; and a second LED structure which is not positioned over the first porous region. A three colour LED device is also provided.Type: ApplicationFiled: August 4, 2021Publication date: November 23, 2023Inventors: Yingjun LIU, Tongtong ZHU, Muhammad ALI
-
Publication number: 20230361252Abstract: An LED device comprises a plurality of light-emitting diodes (LEDs), and an optical filter arranged to filter light emitted by the plurality of LEDs. The optical filter comprises a first region arranged to filter light emitted from a first portion of the plurality of LEDs, in which the first region of the optical filter comprises a Distributed Bragg Reflector (DBR) configured to prevent transmission of light of a predetermined wavelength ?1. The LED device may comprise a colour-conversion material positioned between the first portion of the LEDs and the DBR, the colour-conversion material being configured to emit light at one or more wavelengths different from the emission wavelength ?1 of the first portion of LEDs. An optical filter and a method of manufacture are also provided.Type: ApplicationFiled: September 10, 2021Publication date: November 9, 2023Inventors: Tongtong ZHU, Yingjun LIU, Muhammad ALI
-
Publication number: 20230338985Abstract: An automatic production apparatus for high-thermal-conductivity flocking pad includes a conveyor belt system, a cutting assembly, an electrostatic flocking assembly, a perfusion device and a thermosetting device, wherein the electrostatic flocking assembly is connected to a power supply which is configured for outputting a step-wave voltage through a bottom screen mesh thereof. The polymer matrix is conveyed through the conveyor belt system, and is stretched, flocked in the step-wave electric field, shrunk, poured and dried to form a flocking pad product with high-thermal-conductivity. In this invention, the polymer matrix is stretched and shrunk to make the flocking be dense by regulating and controlling the speed of the conveyor belt system, a step-wave electric field is provided during the flocking process, and meanwhile, the flocking, pouring and curing time is regulated and controlled.Type: ApplicationFiled: April 24, 2023Publication date: October 26, 2023Inventors: Yingjun Liu, Chao Gao, Jiahao Lu, Zhen Xu, Bo Wang
-
Publication number: 20230290806Abstract: A method of manufacturing an LED device comprises the steps of: forming an n-doped connecting layer of III-nitride material over a porous region of III-nitride material; forming a first electrically-insulating mask layer on the n-doped connecting layer; removing a portion of the first mask layer to expose a first exposed region of the n-doped connecting layer; forming a first LED structure, which is configured to emit light at a first emission wavelength, on the first exposed region of the n-doped connecting layer; forming a second electrically-insulating mask layer over the first LED structure and the n-doped connecting layer; removing a portion of the second mask layer to expose a second exposed region of the n-doped connecting layer; and forming a second LED structure, which is configured to emit light at a second emission wavelength different from the first emission wavelength, on the second exposed region of the n-doped connecting layer.Type: ApplicationFiled: August 4, 2021Publication date: September 14, 2023Inventors: Tongtong ZHU, Yingjun LIU, Muhammad ALI
-
Publication number: 20230290903Abstract: A light emitting diode (LED) comprises: an n-doped portion; a p-doped portion; and a light emitting region located between the n-doped portion and the p-doped portion. The light emitting region comprises: a light-emitting layer which emits light at a peak wavelength between 400 and 599 nm under electrical bias thereacross; a III-nitride layer located on the light-emitting layer; and a III-nitride barrier layer located on the III-nitride layer. The light emitting diode comprises a porous region of III-nitride material. An LED array and a method of manufacturing an LED with a peak emission wavelength between 400 nm and 599 nm under electrical bias are also provided.Type: ApplicationFiled: August 4, 2021Publication date: September 14, 2023Inventors: Tongtong ZHU, Yingjun LIU, Muhammad ALI
-
Patent number: 11679983Abstract: A super-flexible high thermal conductive graphene film and a preparation method thereof are provided. The graphene film is obtained from ultra large homogeneous graphene sheets through processes of solution film-forming, chemical reduction, high temperature reduction, high pressure suppression and so on. The graphene film has a density in a range of 1.93 to 2.11 g/cm3, is formed by overlapping planar oriented graphene sheets with an average size of more than 100 ?m with each other through ?-? conjugate action, and comprises 1 to 4 layers of graphene sheets which have few defects. The graphene film can be repeatedly bent for 1200 times or more, with elongation at break of 12-18%, electric conductivity of 8000-10600 S/cm, thermal conductivity of 1800-2600 W/mK, and can be used as a highly flexible thermal conductive device.Type: GrantFiled: July 20, 2016Date of Patent: June 20, 2023Inventors: Chao Gao, Li Peng, Yanqiu Jiang, Yingjun Liu
-
Publication number: 20230167576Abstract: A wafer holder for holding a semiconductor wafer during electrochemical porosification with an electrolyte comprises a housing for receiving the semiconductor wafer, an aperture in the housing, through which an upper surface of the semiconductor wafer is exposable to the electrolyte, a seal extending around the aperture, for preventing the ingress of electrolyte into the housing; and an electrical contact for making an electrical connection with the semiconductor wafer. A method of electrochemical porosification of a semiconductor wafer comprises the steps of placing a semiconductor wafer in a wafer holder; immersing the housing in an electrolyte, so that the surface of the semiconductor wafer is exposed to electrolyte through the aperture; and applying a potential difference between the semiconductor wafer and the electrolyte.Type: ApplicationFiled: April 28, 2021Publication date: June 1, 2023Inventors: Tongtong ZHU, Yingjun LIU
-
Patent number: 11651954Abstract: A method for porosifying a Ill-nitride material in a semiconductor structure is provided, the semiconductor structure comprising a sub-surface structure of a first Ill-nitride material, having a charge carrier density greater than 5×1017 cm?3, beneath a surface layer of a second Ill-nitride material, having a charge carrier density of between 1×1014 cm?3 and 1×1017 cm?3. The method comprises the steps of exposing the surface layer to an electrolyte, and applying a potential difference between the first Ill-nitride material and the electrolyte, so that the sub-surface structure is porosified by electrochemical etching, while the surface layer is not porosified. A semiconductor structure and uses thereof are further provided.Type: GrantFiled: September 27, 2017Date of Patent: May 16, 2023Assignee: CAMBRIDGE ENTERPRISE LTDInventors: Tongtong Zhu, Rachel A. Oliver, Yingjun Liu
-
Patent number: 11631782Abstract: A method for etching a semiconductor structure (110) is provided, the semiconductor structure comprising a sub-surface quantum structure (30) of a first III-V semiconductor material,beneath a surface layer (31) of a second III-V semiconductor material having a charge carrier density of less than 5×1017 cm?3. The sub-surface quantum structure may comprise, for example, a quantum well, or a quantum wire, or a quantum dot. The method comprises the steps of exposing the surface layer to an electrolyte (130), and applying a potential difference between the first III-V semiconductor material and the electrolyte, to electrochemically etch the sub-surface quantum structure (30) to form a plurality of nanostructures, while the surface layer (31) is not etched. A semiconductor structure, uses thereof, and devices incorporating such semiconductor structures are further provided.Type: GrantFiled: January 25, 2019Date of Patent: April 18, 2023Assignee: CAMBRIDGE ENTERPRISE LIMITEDInventors: Rachel A. Oliver, Tongtong Zhu, Yingjun Liu, Peter Griffin
-
Publication number: 20230105367Abstract: A method for etching a semiconductor structure (110) is provided, the semiconductor structure comprising a sub-surface quantum structure (30) of a first III-V semiconductor material, beneath a surface layer (31) of a second III-V semiconductor material having a charge carrier density of less than 5 × 1017 cm-3. The sub-surface quantum structure may comprise, for example, a quantum well, or a quantum wire, or a quantum dot. The method comprises the steps of exposing the surface layer to an electrolyte (130), and applying a potential difference between the first III-V semiconductor material and the electrolyte, to electrochemically etch the sub-surface quantum structure (30) to form a plurality of nanostructures, while the surface layer (31) is not etched. A semiconductor structure, uses thereof, and devices incorporating such semiconductor structures are further provided.Type: ApplicationFiled: November 30, 2022Publication date: April 6, 2023Inventors: Rachel A. OLIVER, Tongtong ZHU, Yingjun LIU, Peter GRIFFIN
-
Publication number: 20230096352Abstract: A method for porosifying a III-nitride material in a semiconductor structure is provided, the semiconductor structure comprising a sub-surface structure of a first III-nitride material, having a charge carrier density greater than 5×1017 cm?3, beneath a surface layer of a second III-nitride material, having a charge carrier density of between 1×1014 cm?3 and 1×1017 cm?3. The method comprises the steps of exposing the surface layer to an electrolyte, and applying a potential difference between the first III-nitride material and the electrolyte, so that the sub-surface structure is porosified by electrochemical etching, while the surface layer is not porosified. A semiconductor structure and uses thereof are further provided.Type: ApplicationFiled: November 30, 2022Publication date: March 30, 2023Inventors: Tongtong ZHU, Rachel A. OLIVER, Yingjun LIU
-
Publication number: 20230053144Abstract: A red-light emitting diode (LED) comprises: an n-doped portion; a p-doped portion; and a light emitting region located between the n-doped portion and a p-doped portion. The light emitting region comprises: a light-emitting indium gallium nitride layer which emits light at a peak wavelength between 600 and 750 nm under electrical bias thereacross; a III-nitride layer located on the light-emitting indium gallium nitride layer; and a III-nitride barrier layer located on the III-nitride layer, and the light emitting diode comprises a porous region of III-nitride material. A red mini LED, a red micro-LED, an array of micro-LEDs, and a method of manufacturing a red LED are also provided.Type: ApplicationFiled: January 22, 2021Publication date: February 16, 2023Inventors: Muhammad ALI, Yingjun LIU, Tongtong ZHU
-
Publication number: 20230048093Abstract: A method of manufacturing a micro-LED comprises the steps of forming an n-doped connecting layer of III-nitride material over a porous region of III-nitride material, and forming an electrically-insulating mask layer on the n-doped connecting layer. The method comprises the steps of removing a portion of the mask to expose an exposed region of the n-doped connecting layer, and forming an LED structure on the exposed region of the n-doped connecting layer. A method of manufacturing an array of micro-LEDs comprises the step of removing a portion of the mask to expose an array of exposed regions of the n-doped connecting layer, and forming an LED structure on each exposed region of the n-doped connecting layer. A micro-LED and array of micro-LEDs are also provided.Type: ApplicationFiled: January 22, 2021Publication date: February 16, 2023Inventors: Muhammad ALI, Yingjun LIU, Tongtong ZHU
-
Publication number: 20220204348Abstract: A weakly coupled enhanced graphene film includes an enhanced graphene structure based on weak coupling, wherein the enhanced graphene structure based on weak coupling comprises a plurality of graphene units stacked vertically; the graphene unit is a single graphene sheet, or consists of two or more graphene sheets stacked in AB form; two vertically adjacent graphene units are weakly coupled, to promote the hot electron transition and increase the joint density of states, thereby increasing the number of hot electrons in high-energy states; the stacking direction of the graphene units in the graphene structure is in the thickness direction of the graphene film; and the graphene film enhances the accumulation of hot electrons in high-energy states by the enhanced graphene structure based on weak coupling.Type: ApplicationFiled: March 17, 2022Publication date: June 30, 2022Inventors: Chao Gao, Li Peng, Lingfei Li, Wenzhang Fang, Yingjun Liu