Patents by Inventor Yiqi Tang
Yiqi Tang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12381139Abstract: An electronic device with a multilevel package substrate having multiple levels including a first level having conductive leads and a final level having conductive landing areas along a side, as well as a die mounted to the multilevel package substrate and having conductive terminals electrically coupled to respective ones of the conductive leads, and a package structure that encloses the die and a portion of the multilevel package substrate, where the multilevel package substrate has a conductive elevated trace layer with a confinement feature that extends outward from the side of the final level along a third direction that is orthogonal to the first and second directions, the confinement feature having a sidewall configured to laterally confine one of a solder, an adhesive, a side of a passive component, and a side of the die.Type: GrantFiled: February 22, 2022Date of Patent: August 5, 2025Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Yiqi Tang, Guangxu Li, Rajen Manicon Murugan
-
Patent number: 12374608Abstract: An electronic device includes a rectangular ceramic package structure having opposite first and second sides, an interior cavity that extends to an opening in the second side, opposite third and fourth sides spaced along a first direction, opposite fifth and sixth sides spaced along an orthogonal second direction, and non-conductive indents extending into the third and fourth sides. The device also includes a semiconductor die in the cavity, a lid that covers the opening and seals the cavity, a conductive terminal having a planar side exposed along the first side that is electrically coupled to a circuit of the semiconductor die and extends to a first one of the non-conductive indents, and conductive pins spaced apart from the conductive terminal and extending outward from the first side of the ceramic package structure along a third direction.Type: GrantFiled: October 13, 2022Date of Patent: July 29, 2025Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Yiqi Tang, Li Jiang, Rajen Murugan, Robert John Falcone, Usman Mahmood Chaudhry
-
Publication number: 20250233301Abstract: An antenna in package (AIP) 400 includes an IC die 120 including bond pads 121 and a package substrate including the IC die mounted up and being completely embedded therein. The package substrate includes a top layer 418 including a top dielectric layer 418b, a top metal layer 418a including an antenna 418a1, and a bottom layer 415 including a bottom dielectric 415b and a bottom metal layer 415a including contact pads including a first contact pad 415a1, and filled vias 415c, 417c. The bond pads are electrically coupled by a connection including a filled via(s) for connecting to the top metal layer and/or the bottom metal layer. Metal pillars including a first metal pillar 132a are electrically are coupled to the first contact pad, and at least one filled via is electrically coupled to the first metal pillar for providing a transmission line from the first contact pad to the antenna.Type: ApplicationFiled: March 3, 2025Publication date: July 17, 2025Inventors: Yiqi Tang, Makarand Ramkrishna Kulkarni, Liang Wan, Rajen Manicon Murugan
-
Publication number: 20250201774Abstract: In examples, a semiconductor package comprises a substrate and multiple columns of semiconductor dies positioned approximately in parallel along a length of the substrate. The package also includes multiple passive components positioned between the multiple columns of semiconductor dies, the multiple passive components angled between 30 and 60 degrees relative to the length of the substrate, a pair of the multiple passive components having a gap therebetween that is configured to permit mold compound flow through capillary action. The package also includes a mold compound covering the substrate, the multiple columns of semiconductor dies, and the multiple passive components.Type: ApplicationFiled: March 4, 2025Publication date: June 19, 2025Inventors: Chittranjan Mohan GUPTA, Yiqi TANG, Rajen Manicon MURUGAN, Jie CHEN, Tianyi LUO
-
Patent number: 12327736Abstract: Described examples include a method having steps of laying out at least two conductors and modeling conductor current through the at least two conductors to determine a current density in the at least two conductors. The method also has steps of revising the at least two conductors as adjusted conductors to add conductive material to areas of the conductor where the modeling conductor current shows above average current density; fabricating the adjusted conductors; and mounting a die to the adjusted conductors.Type: GrantFiled: April 30, 2022Date of Patent: June 10, 2025Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Yiqi Tang, Rajen Murugan, Phuong Minh Vu, Sylvester Ankamah-Kusi
-
Publication number: 20250183516Abstract: An example semiconductor package comprises a patch antenna formed in a first conductor layer of a multilayer package substrate. The multilayer package substrate comprises conductor layers spaced from one another by dielectric material and coupled to one another by conductive vertical connection layers. The multilayer package substrate has a board side surface opposite a device side surface. The semiconductor package further comprises a semiconductor die mounted to the device side surface of the multilayer package substrate spaced from and coupled to the patch antenna. An antenna horn is mounted to the device side surface and aligned with the patch antenna using a mounting structure. The semiconductor package further comprises a reflector formed on a second conductor layer in the multilayer package substrate. The second conductor layer is positioned closer to the board side surface of the multilayer package substrate compared to the patch antenna.Type: ApplicationFiled: February 11, 2025Publication date: June 5, 2025Inventors: Yiqi Tang, Rajen Manicon Murugan
-
Patent number: 12322856Abstract: An antenna in package (AIP) 400 includes an IC die 120 including bond pads 121 and a package substrate including the IC die mounted up and being completely embedded therein. The package substrate includes a top layer 418 including a top dielectric layer 418b, a top metal layer 418a including an antenna 418a1, and a bottom layer 415 including a bottom dielectric 415b and a bottom metal layer 415a including contact pads including a first contact pad 415a1, and filled vias 415c, 417c. The bond pads are electrically coupled by a connection including a filled via(s) for connecting to the top metal layer and/or the bottom metal layer. Metal pillars including a first metal pillar 132a are electrically are coupled to the first contact pad, and at least one filled via is electrically coupled to the first metal pillar for providing a transmission line from the first contact pad to the antenna.Type: GrantFiled: December 30, 2020Date of Patent: June 3, 2025Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Yiqi Tang, Makarand Ramkrishna Kulkarni, Liang Wan, Rajen Manicon Murugan
-
Patent number: 12315987Abstract: One example includes an antenna-on-package system that includes a multi-layer antenna structure. The antenna structure includes a first conductive layer having a patch antenna and a transmission line. The transmission line extends from a feed-side edge of the patch antenna to terminate in a launch structure. The antenna structure also includes a second conductive layer having a ground reflector spaced apart from the first conductive layer by a layer of dielectric material. An integrated circuit (IC) die has a signal terminal on surface of the IC die, and a conductive signal interconnect extends through the layer of dielectric material and is coupled between the signal terminal and the launch structure.Type: GrantFiled: June 30, 2022Date of Patent: May 27, 2025Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Yiqi Tang, Rajen Murugan
-
Publication number: 20250140708Abstract: A semiconductor package includes a first layer including a semiconductor die and a shunt embedded within a first dielectric substrate layer, and metal pillars extending therethrough. The semiconductor package further includes a second layer stacked on the first layer, the second layer including a metal trace patterned on the first dielectric substrate layer, and a second dielectric substrate layer over the metal trace. The metal trace electrically connects a first portion of the shunt to a first metal pillar of the metal pillars and electrically connects a second portion of the shunt to a second metal pillar of the metal pillars. The semiconductor package further includes a base layer opposite the second layer relative the first layer, the base layer forming exposed electrical contact pads for the semiconductor package, the electrical contact pads providing electrical connections to the shunt, the metal pillars, and the semiconductor die.Type: ApplicationFiled: December 19, 2024Publication date: May 1, 2025Inventors: Yiqi Tang, Rajen Manicon Murugan, Liang Wan, Makarand Ramkrishna Kulkarni, Jie Chen, Steven Alfred Kummerl
-
Patent number: 12266596Abstract: A semiconductor device includes a die with a power converter module. The power converter module includes an output port and a return port. The semiconductor device also includes a connection assembly that includes pads configured to be coupled to circuit components of a printed circuit board (PCB). The connection assembly also includes a first layer patterned to include a first trace that is coupled to one of the output port and the return port and a second trace that is coupled to the other of the output port and return port. A second layer of the connection assembly is patterned to provide a first via between the first trace and a third layer and a second via between the first trace and the third layer. The third layer is patterned to provide a portion of a first conductive path and a portion of a second conductive path.Type: GrantFiled: April 12, 2021Date of Patent: April 1, 2025Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Rajen Manicon Murugan, Yiqi Tang
-
Patent number: 12243911Abstract: In described examples of an isolation device, an isolation die that has a set of bond pads is mounted on a first lead frame that has a set of leads. A portion of the bond pads are coupled to respective leads. A first mold material encapsulates the isolation device and the first lead frame forming a first package. The first package is mounted on a second lead frame that has a set of leads. A portion of the first lead frame leads is coupled to respective ones of the second lead frame leads. A second mold material encapsulates the first package and the second lead frame.Type: GrantFiled: September 10, 2020Date of Patent: March 4, 2025Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Matthew David Romig, Enis Tuncer, Rajen Manicon Murugan, Yiqi Tang
-
Patent number: 12243849Abstract: In examples, a semiconductor package comprises a substrate and multiple columns of semiconductor dies positioned approximately in parallel along a length of the substrate. The package also includes multiple passive components positioned between the multiple columns of semiconductor dies, the multiple passive components angled between 30 and 60 degrees relative to the length of the substrate, a pair of the multiple passive components having a gap therebetween that is configured to permit mold compound flow through capillary action. The package also includes a mold compound covering the substrate, the multiple columns of semiconductor dies, and the multiple passive components.Type: GrantFiled: September 30, 2021Date of Patent: March 4, 2025Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Chittranjan Mohan Gupta, Yiqi Tang, Rajen Manicon Murugan, Jie Chen, Tianyi Luo
-
Patent number: 12224480Abstract: An example semiconductor package comprises a patch antenna formed in a first conductor layer of a multilayer package substrate. The multilayer package substrate comprises conductor layers spaced from one another by dielectric material and coupled to one another by conductive vertical connection layers. The multilayer package substrate has a board side surface opposite a device side surface. The semiconductor package further comprises a semiconductor die mounted to the device side surface of the multilayer package substrate spaced from and coupled to the patch antenna. An antenna horn is mounted to the device side surface and aligned with the patch antenna using a mounting structure. The semiconductor package further comprises a reflector formed on a second conductor layer in the multilayer package substrate. The second conductor layer is positioned closer to the board side surface of the multilayer package substrate compared to the patch antenna.Type: GrantFiled: May 4, 2022Date of Patent: February 11, 2025Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Yiqi Tang, Rajen Manicon Murugan
-
Patent number: 12218036Abstract: A semiconductor package includes a multilayer package substrate with a top layer including top filled vias through a top dielectric layer and top metal layer providing a top surface for leads and traces connected to the leads, and a bottom layer including bottom filled vias including contact pads through a bottom dielectric and metal layer. The top filled vias are for connecting the bottom and top metal layer. The bottom metal filled vias are for connecting the bottom metal layer to the contact pads. An integrated circuit (IC) die has nodes in its circuitry connected to the bond pads. The IC die is flipchip mounted onto the leads. A passive device(s) is surface mounted by an electrically conductive material on the top metal layer electrically connected between at least one adjacent pair of the leads. A mold compound is for encapsulating at least the IC die and passive device.Type: GrantFiled: March 2, 2023Date of Patent: February 4, 2025Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Rajen Manicon Murugan, Yiqi Tang
-
Patent number: 12211800Abstract: A semiconductor package includes a first layer including a semiconductor die and a shunt embedded within a first dielectric substrate layer, and metal pillars extending therethrough. The semiconductor package further includes a second layer stacked on the first layer, the second layer including a metal trace patterned on the first dielectric substrate layer, and a second dielectric substrate layer over the metal trace. The metal trace electrically connects a first portion of the shunt to a first metal pillar of the metal pillars and electrically connects a second portion of the shunt to a second metal pillar of the metal pillars. The semiconductor package further includes a base layer opposite the second layer relative the first layer, the base layer forming exposed electrical contact pads for the semiconductor package, the electrical contact pads providing electrical connections to the shunt, the metal pillars, and the semiconductor die.Type: GrantFiled: October 13, 2021Date of Patent: January 28, 2025Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Yiqi Tang, Rajen Manicon Murugan, Liang Wan, Makarand Ramkrishna Kulkarni, Jie Chen, Steven Alfred Kummerl
-
Patent number: 12191259Abstract: A multi-channel gate driver package includes a leadframe including a first, second, and third die pad. A transmitter die includes first and second transmitter signal bond pads, a first receiver die including a second signal bond pad, and a second receiver die including a third signal bond pad. A bond wire is between the first transmitter signal bond pad and the second signal bond pad, and between the second transmitter signal bond pad and third signal bond pad. A ring shield is around the respective signal bond pads. A downbond is from the second ring shield to the second die pad, and from the third ring shield to the third die pad. A connection connects the first and second transmitter ring shield to at least one ground pin of the package. The second and third die pad each include a direct integral connection to the ground pin.Type: GrantFiled: January 6, 2022Date of Patent: January 7, 2025Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Yiqi Tang, Rajen Murugan, Jie Chen
-
Patent number: 12165989Abstract: A semiconductor package includes a multilayer package substrate including a first layer including a first dielectric and first metal layer including a first metal trace and a second layer including a second dielectric layer. An integrated circuit (IC) die includes bond pads, with a bottom side of the IC die attached to the first metal trace. Metal pillars are through the second dielectric layer connecting to the first metal trace. A third layer on the second layer includes a third dielectric layer on the second layer extending to a bottom side of the semiconductor package, and a second metal layer including second metal traces including inner second metal traces connected to the bond pads and outer second metal traces over the metal pillars, and filled vias providing externally accessible contact pads that connect the second metal traces to a bottom side of the semiconductor package.Type: GrantFiled: April 3, 2023Date of Patent: December 10, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Jie Chen, Yiqi Tang, Rajen Murugan, Liang Wan
-
Patent number: 12148556Abstract: An electronic device includes a multilevel package substrate, conductive leads, a die, and a package structure. The multilevel package substrate has a first level, a second level, and a third level, each having patterned conductive features and molded dielectric features. The first level includes a first patterned conductive feature with multiple turns that form a first winding. The second level includes a second patterned conductive feature, and the third level includes a third patterned conductive feature with multiple turns that form a second winding. A first terminal of the die is coupled to the first end of the first winding, a second terminal of the die is coupled to the second end of the first winding, and a third terminal of the die is coupled to a first conductive lead. The package structure encloses the first die, the second die, and a portion of the multilevel package substrate.Type: GrantFiled: July 23, 2021Date of Patent: November 19, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Yiqi Tang, Rajen Manicon Murugan, Jonathan Almeria Noquil
-
Patent number: 12113293Abstract: An AIP includes a package substrate including a top layer including a top metal layer including a first antenna type and a second antenna type, and a bottom layer including a bottom dielectric and a metal layer including a first and second contact pad and filled vias, and an IC embedded therein. Bond pads of an IC are coupled by a connection including?1 filled via for connecting to the top and/or bottom metal layer. A first metal pillar is between the first contact pad and first antenna, and a second metal pillar is between the second contact pad and second antenna. A first filled via is coupled to the first metal pillar providing a transmission line from the first contact pad to the first antenna. A second filled via is coupled to the first metal pillar providing a transmission line from the second contact pad to the second antenna.Type: GrantFiled: February 15, 2023Date of Patent: October 8, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Yiqi Tang, Rajen Manicon Murugan
-
Publication number: 20240297109Abstract: An electronic device includes a multilevel package substrate with first and second levels extending in planes of first and second directions and spaced apart from one another along a third direction, the first level having a first side with landing areas spaced apart from one another along the first direction. The multilevel package substrate includes a conductive structure having first and second ends and conductive portions in the first and second levels that provide a conductive path along the first direction from the landing areas toward the second end, where the conductive structure includes indents that extend into the conductive portions in the first level, the indents spaced apart from one another along the first direction and positioned along the first direction between respective pairs of the landing areas.Type: ApplicationFiled: May 7, 2024Publication date: September 5, 2024Inventors: Sylvester Ankamah-Kusi, Yiqi Tang, Rajen Manicon Murugan, Sreenivasan K. Koduri