Patents by Inventor Yiran Chen
Yiran Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20100090687Abstract: Magnetic shift tracks or magnetic strips, to which application of a rotating magnetic field or by rotation of the strip itself allows accurate determination of domain wall movement. One particular embodiment is a method of determining a position of a domain wall in a magnetic strip. The method includes applying a rotating magnetic field to the magnetic strip, the magnetic field rotating around a longitudinal axis of the magnetic strip, and after applying the magnetic field, determining a displacement of the domain wall to a second position.Type: ApplicationFiled: July 9, 2009Publication date: April 15, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Xiaobin Wang, Haiwen Xi, Yiran Chen, Yuan Yan, Jun Zheng
-
Publication number: 20100091546Abstract: One time programmable memory units include a magnetic tunnel junction cell electrically coupled to a bit line and a word line. The magnetic tunnel junction cell is pre-programmed to a first resistance state, and is configured to switch only from the first resistance state to a second resistance state by passing a voltage across the magnetic tunnel junction cell. In some embodiments, a transistor is electrically coupled between the magnetic tunnel junction cell and the word line or the bit line. In other embodiments, a device having a rectifying switching characteristic, such as a diode or other non-ohmic device, is electrically coupled between the magnetic tunnel junction cell and the word line or the bit line. Methods of pre-programming the one time programmable memory units and reading and writing to the units are also disclosed.Type: ApplicationFiled: October 15, 2008Publication date: April 15, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Hongyue Liu, Xuguang Wang, Yong Lu, Yiran Chen
-
Publication number: 20100091562Abstract: A memory device that includes at least one memory cell, the memory cell includes: a magnetic tunnel junction (MTJ); and a transistor, wherein the transistor is operatively coupled to the MTJ; a bit line; a source line; and a word line, wherein the memory cell is operatively coupled between the bit line and the source line, and the word line is operatively coupled to the transistor; a temperature sensor; and control circuitry, wherein the temperature sensor is operatively coupled to the control circuitry and the control circuitry and temperature sensor are configured to control a current across the memory cell.Type: ApplicationFiled: October 13, 2008Publication date: April 15, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Yiran Chen, Hai Li, Hongyue Liu, Henry F. Huang, Yong Lu
-
Publication number: 20100095050Abstract: Method and apparatus for operating a memory device with a status register. In some embodiments, the memory device has a plurality of individually programmable non-volatile memory cells comprised of at least a resistive sense memory. The memory device engages an interface and maintains a status register in some embodiments by logging at least an error or busy signal during data transfer operations.Type: ApplicationFiled: October 15, 2008Publication date: April 15, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Yiran Chen, Daniel S. Reed, Yong Lu, Hongyue Liu, Hai Li
-
Publication number: 20100091550Abstract: Various embodiments of the present invention are generally directed to an apparatus and associated method for generating a reference voltage with dummy resistive sense element regions. A first resistance distribution is obtained for a first dummy region of resistance sense elements and a second resistance distribution is obtained for a second dummy region of resistive sense elements. A user resistive sense element from a user region is assigned to a selected resistive sense element of one of the first or second dummy regions in relation to the first and second resistance distributions.Type: ApplicationFiled: July 13, 2009Publication date: April 15, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Yiran Chen, Hai Li, Wenzhong Zhu, Xiaobin Wang, Yuan Yan, Harry Hongyue Liu
-
Publication number: 20100095052Abstract: Various embodiments of the present invention are generally directed to an apparatus and associated method for updating data in a non-volatile memory array. In accordance with some embodiments, a memory block is formed with a plurality of types of memory cell sectors arranged in data pages of a first type and log pages of a second type that can be updated in-place. A first updated sector is written to a first log page while maintaining an outdated sector in an original data page, and overwritten with a second updated sector.Type: ApplicationFiled: June 11, 2009Publication date: April 15, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Yiran Chen, Hai Li, Wenzhong Zhu, Xiaobin Wang, Yuan Yan, Harry Hongyue Liu
-
Publication number: 20100095057Abstract: Various embodiments of the present invention are generally directed to an apparatus and associated method for a non-volatile resistive sense memory on-chip cache. In accordance with some embodiments, a processing circuit is formed on a first semiconductor substrate. A second semiconductor substrate is affixed to the first semiconductor substrate to form an encapsulated integrated chip package, wherein a non-volatile storage array of resistive sense memory (RSM) cells is formed on the second semiconductor substrate to cache data used by the processing circuit.Type: ApplicationFiled: October 15, 2008Publication date: April 15, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Hai Li, Yiran Chen, Hongyue Liu, Henry F. Huang
-
Publication number: 20100085797Abstract: A method and apparatus for accessing a non-volatile memory cell. In some embodiments, a memory block provides a plurality of memory cells arranged into rows and columns. A read circuit is configured to read a selected row of the memory block by concurrently applying a control voltage to each memory cell along the selected row and, for each column, using a respective local sense amplifier and a column sense amplifier to successively differentiate a voltage across the associated memory cell in said column to output a programmed content of the row.Type: ApplicationFiled: June 24, 2009Publication date: April 8, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Hai Li, Yiran Chen, Yuan Yan, Brian Lee, Ran Wang
-
Publication number: 20100085805Abstract: Non-volatile magnetic random access memory (MRAM) devices that include magnetic flip-flop structures that include a magnetization controlling structure; a first tunnel barrier structure; and a magnetization controllable structure that includes a first polarizing layer; and a first stabilizing layer, wherein the first tunnel barrier structure is between the magnetization controllable structure and the magnetization controlling structure and the first polarizing layer is between the first stabilizing layer and the first tunnel barrier structure, wherein the magnetic flip-flop device has two stable overall magnetic configurations, and wherein a first unipolar current applied to the device will cause the orientation of the magnetization controlling structure to reverse its orientation and a second unipolar current applied to the electronic device will cause the magnetization controllable structure to switch its magnetization so that the device reaches one of the two stable overall magnetic configurations, whereinType: ApplicationFiled: March 31, 2009Publication date: April 8, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Dimitar V. Dimitrov, Olle Gunnar Heinonen, Yiran Chen, Haiwen Xi, Xiaohua Lou
-
Publication number: 20100085796Abstract: An apparatus and method for enhancing read and write sense margin in a memory cell having a resistive sense element (RSE), such as but not limited to a resistive random access memory (RRAM) element or a spin-torque transfer random access memory (STRAM) element. The RSE has a hard programming direction and an easy programming direction. A write current is applied in either the hard programming direction or the easy programming direction to set the RSE to a selected programmed state. A read circuit subsequently passes a read sense current through the cell in the hard programming direction to sense the selected programmed state of the cell.Type: ApplicationFiled: April 17, 2009Publication date: April 8, 2010Applicant: Seagate Technology LLCInventors: Wenzhong Zhu, Hai Li, Yiran Chen, Xiaobin Wang, Henry Huang, Haiwen Xi
-
Publication number: 20100085110Abstract: Method and apparatus for compensating for voltage fluctuations on a voltage supply line in an integrated circuit device. In accordance with some embodiments, the apparatus includes a voltage fluctuation sensor which senses a voltage on the supply line, and a compensation circuit comprising a switch and a charge storage device (CSD). The switch actively connects the CSD to the supply line when the voltage sensed by the voltage fluctuation sensor passes outside a predetermined voltage range.Type: ApplicationFiled: July 10, 2009Publication date: April 8, 2010Applicant: Seagate Technology LLCInventors: Dong Jiao, Hai Li, Ran Wang, Henry F. Huang, Yiran Chen
-
Publication number: 20100085795Abstract: An apparatus and method for compensating for asymmetric write current in a non-volatile unit cell. The unit cell comprises a switching device and an asymmetric resistive sense element (RSE), such as an asymmetric resistive random access memory (RRAM) element or an asymmetric spin-torque transfer random access memory (STRAM) element. The RSE is physically oriented within the unit cell relative to the switching device such that a hard direction for programming the RSE is aligned with an easy direction of programming the unit cell, and an easy direction for programming the RSE is aligned with a hard direction for programming the unit cell.Type: ApplicationFiled: March 23, 2009Publication date: April 8, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Wenzhong Zhu, Yong Lu, Xiaobin Wang, Yiran Chen, Alan Xuguang Wang, Xiaohua Lou, Haiwen Xi
-
Publication number: 20100085803Abstract: Electronic devices that include (i) a magnetization controlling structure; (ii) a tunnel barrier structure; and (iii) a magnetization controllable structure including: a first polarizing layer; and a first stabilizing layer, wherein the tunnel barrier structure is between the magnetization controlling structure and the magnetization controlling structure and the first polarizing layer is between the first stabilizing layer and the tunnel barrier structure, wherein the electronic device has two stable overall magnetic configurations, and wherein a first unipolar current applied to the electronic device will cause the orientation of the magnetization controlling structure to reverse its orientation and a second unipolar current applied to the electronic device will cause the magnetization controllable structure to switch its magnetization in order to obtain one of the two stable overall magnetic configurations, wherein the second unipolar current has an amplitude that is less than the first unipolar current.Type: ApplicationFiled: March 31, 2009Publication date: April 8, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Dimitar V. Dimitrov, Olle Gunnar Heinonen, Yiran Chen, Haiwen Xi, Xiaohua Lou
-
Publication number: 20100080053Abstract: The present disclosure relates to a memory array including a plurality of magnetic tunnel junction cells arranged in an array. Each magnetic tunnel junction cell is electrically coupled between a bit line and a source line. The magnetic tunnel junction cell is configured to switch between a high resistance state and a low resistance state by passing a write current passing though the magnetic tunnel junction cell. A transistor is electrically between the magnetic tunnel junction cell and the source line. A word line is electrically coupled to a gate of the transistor. The source line is a common source line for the plurality of magnetic tunnel junctions.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Hai Li, Yiran Chen, Hongyue Liu, Xuguang Wang
-
Publication number: 20100067281Abstract: Variable write and read methods for resistance random access memory (RRAM) are disclosed. The methods include initializing a write sequence and verifying the resistance state of the RRAM cell. If a write pulse is needed, then two or more write pulses are applied through the RRAM cell to write the desired data state to the RRAM cell. Each subsequent write pulse has substantially the same or greater write pulse duration. Subsequent write pulses are applied to the RRAM cell until the RRAM cell is in the desired data state or until a predetermined number of write pulses have been applied to the RRAM cell. A read method is also disclosed where subsequent read pulses are applied through the RRAM cell until the read is successful or until a predetermined number of read pulses have been applied to the RRAM cell.Type: ApplicationFiled: September 15, 2008Publication date: March 18, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Haiwen Xi, Hongyue Liu, Xiaobin Wang, Yong Lu, Yiran Chen, Yuankai Zheng, Dimitar V. Dimitrov, Dexin Wang, Hai Li
-
Publication number: 20100067282Abstract: The present disclosure relates to memory arrays with read reference voltage cells. In particular the present disclosure relates to variable resistive memory cell apparatus and arrays that include a high resistance state reference memory cell and a low resistance state reference memory cell that provides a reliable average reference voltage on chip to compare to a read voltage of a selected memory cell and determine if the selected memory cell is in the high resistance state or low resistance state. These memory arrays are particularly suitable for use with spin-transfer torque memory cells and resolves many systematic issues related to generation of a reliable reference voltage.Type: ApplicationFiled: September 18, 2008Publication date: March 18, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Hongyue Liu, Yong Lu, Andrew Carter, Yiran Chen, Hai Li
-
Publication number: 20100058125Abstract: A method of utilizing at least one block of data, wherein the at least one block of data includes a plurality of cells for storing data and at least one error flag bit, the method including: scanning the block of data for errors; determining the error rate of the block of data; and applying an error correction code to data being read from or written to a cell within the at least one block of data, wherein the error correction code is applied based on the error rate, wherein a weak error correction code is applied when the error rate is below an error threshold, and a strong error correction code is applied when the error rate is at or above the error threshold.Type: ApplicationFiled: August 26, 2008Publication date: March 4, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Yiran Chen, Hai Li, Hongyue Liu, Yong Lu, Song S. Xue
-
Publication number: 20100057984Abstract: A storage system that includes non-volatile main memory; non-volatile read cache; non-volatile write cache; and a data path operably coupled between the non-volatile write cache and the non-volatile read cache, wherein the storage system does not include any volatile cache and methods for retrieving and writing data throughout this memory hierarchy system.Type: ApplicationFiled: August 26, 2008Publication date: March 4, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Yiran Chen, Hai Li, Hongyue Liu, Haiwen Xi, Song S. Xue
-
Publication number: 20100037102Abstract: Various embodiments of the present invention are generally directed to an apparatus and method for providing a fault-tolerant non-volatile buddy memory structure, such as a buddy cache structure for a controller in a data storage device. A semiconductor memory array of blocks of non-volatile resistive sense memory (RSM) cells is arranged to form a buddy memory structure comprising a first set of blocks in a first location of the array and a second set of blocks in a second location of the array configured to redundantly mirror the first set of blocks. A read circuit decodes a fault map which identifies a defect in a selected one of the first and second sets of blocks and concurrently outputs data stored in the remaining one of the first and second sets of blocks responsive to a data read operation upon said buddy memory structure.Type: ApplicationFiled: November 12, 2008Publication date: February 11, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Yiran Chen, Hai Li, Harry Hongyue Liu, Alan Xuguang Wang, Song S. Xue
-
Publication number: 20100037020Abstract: A memory array and a method for accessing a memory array including: receiving an address from a host related to relevant data; accessing a first module based on the address received from the host, wherein accessing the first module includes: decoding the address for the first module; enabling a wordline based on the decoded address for the first module and sensing the contents of one or more bits at the decoded address for the first module; and outputting information regarding the first module; and accessing a second module based on the address received from the host, wherein accessing the second module includes: decoding the address for the second module; enabling a wordline based on the decoded address for the second module and sensing the contents of one or more bits at the decoded address for the second module; and outputting information regarding the second module, wherein the step of decoding the address for the second module occurs while the step of enabling a wordline based on the decoded address forType: ApplicationFiled: August 28, 2008Publication date: February 11, 2010Applicant: SEAGATE TECHNOLOGY LLCInventors: Hai Li, Yiran Chen, Hongyue Liu, Dadi Setiadi, Brian Lee