Patents by Inventor Yogesh Darwhekar
Yogesh Darwhekar has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240137031Abstract: A digital-to-time converter (DTC) circuit. The DTC circuit includes a charge node. A variable current source has a source input and a source output. The source input is coupled to a DTC digital input and the source output is coupled to the charge node. A capacitor has a first capacitor electrode and a second capacitor electrode. The first capacitor electrode is coupled to the charge node. A comparator has a first comparator input, a second comparator input, and a comparator output. The first comparator input is coupled to the charge node, the second comparator input is coupled to a reference voltage terminal, and the comparator output is coupled to a DTC output. A pre-charge circuit has a pre-charge control input and a pre-charge output. The pre-charge control input is coupled to a DTC pre-charge input and the pre-charge output is coupled to the capacitor.Type: ApplicationFiled: December 14, 2022Publication date: April 25, 2024Inventors: Subhashish Mukherjee, Yogesh Darwhekar
-
Publication number: 20240113716Abstract: In an example, a system includes an N divider coupled to an output of a low dropout regulator. The system also includes a load balancing circuit coupled to the N divider and configured to sink a load balancing current at the output of the low dropout regulator during one or more phases of the N divider. The system includes a switch coupled to the load balancing circuit and configured to connect the load balancing circuit to the output of the low dropout regulator during the one or more phases of the N divider.Type: ApplicationFiled: September 29, 2022Publication date: April 4, 2024Inventors: Yogesh DARWHEKAR, Abhrarup BARMAN ROY, Subhashish MUKHERJEE, Peeyoosh MIRAJKAR
-
Publication number: 20240113722Abstract: A system includes a first digital-to-time converter (DTC) adapted to receive a first DTC code and a first clock signal. The first DTC provides an output clock signal. The system includes a calibration DTC adapted to receive a calibration DTC code and a second clock signal. The calibration DTC provides a calibration output signal. The system includes a latch comparator which provides outputs indicative of which of the output clock signal and the calibration output signal is received first. The system includes an average computation module which provides an average value of the outputs of the latch comparator. The system includes a digital controller adapted to receive the average value. The digital controller provides the DTC code and the calibration DTC code.Type: ApplicationFiled: December 11, 2023Publication date: April 4, 2024Inventors: Jayawardan Janardhanan, Yogesh Darwhekar, Subhashish Mukherjee
-
Patent number: 11843392Abstract: A system includes a first digital-to-time converter (DTC) adapted to receive a first DTC code and a first clock signal. The first DTC provides an output clock signal. The system includes a calibration DTC adapted to receive a calibration DTC code and a second clock signal. The calibration DTC provides a calibration output signal. The system includes a latch comparator which provides outputs indicative of which of the output clock signal and the calibration output signal is received first. The system includes an average computation module which provides an average value of the outputs of the latch comparator. The system includes a digital controller adapted to receive the average value. The digital controller provides the DTC code and the calibration DTC code.Type: GrantFiled: December 3, 2021Date of Patent: December 12, 2023Assignee: Texas Instruments IncorporatedInventors: Jayawardan Janardhanan, Yogesh Darwhekar, Subhashish Mukherjee
-
Publication number: 20230179215Abstract: A system includes a first digital-to-time converter (DTC) adapted to receive a first DTC code and a first clock signal. The first DTC provides an output clock signal. The system includes a calibration DTC adapted to receive a calibration DTC code and a second clock signal. The calibration DTC provides a calibration output signal. The system includes a latch comparator which provides outputs indicative of which of the output clock signal and the calibration output signal is received first. The system includes an average computation module which provides an average value of the outputs of the latch comparator. The system includes a digital controller adapted to receive the average value. The digital controller provides the DTC code and the calibration DTC code.Type: ApplicationFiled: December 3, 2021Publication date: June 8, 2023Inventors: Jayawardan Janardhanan, Yogesh Darwhekar, Subhashish Mukherjee
-
Patent number: 11626840Abstract: A circuit for subharmonic detection includes in-phase and quadrature mixers, first and second filters, and a processing circuit. The in-phase mixer has a first mixer input and a first mixer output. The quadrature mixer has a second mixer input and a second mixer output, the first mixer input coupled to the second mixer input. The first filter circuit has a first filter input and a first filter output, the first filter input coupled to the first mixer output. The second filter circuit has a second filter input and a second filter output, the second filter input coupled to the second mixer output. The processing circuit has a first input and a second input, the first input of the processing circuit coupled to the first filter output, the second input of the processing circuit coupled to the second filter output.Type: GrantFiled: August 31, 2021Date of Patent: April 11, 2023Assignee: Texas Instruments IncorporatedInventors: Arpan Sureshbhai Thakkar, Pranav Kumar, Yogesh Darwhekar
-
Publication number: 20230061672Abstract: A circuit for subharmonic detection includes in-phase and quadrature mixers, first and second filters, and a processing circuit. The in-phase mixer has a first mixer input and a first mixer output. The quadrature mixer has a second mixer input and a second mixer output, the first mixer input coupled to the second mixer input. The first filter circuit has a first filter input and a first filter output, the first filter input coupled to the first mixer output. The second filter circuit has a second filter input and a second filter output, the second filter input coupled to the second mixer output. The processing circuit has a first input and a second input, the first input of the processing circuit coupled to the first filter output, the second input of the processing circuit coupled to the second filter output.Type: ApplicationFiled: August 31, 2021Publication date: March 2, 2023Inventors: Arpan Sureshbhai Thakkar, Pranav Kumar, Yogesh Darwhekar
-
Patent number: 11581897Abstract: A digital-to-time converter (DTC) and methods of calibrating the same reduces or mitigates nonlinearity and thus improves DTC performance. A slope of a voltage signal of the DTC is calibrated using a capacitor and a comparator. Capacitance of the capacitor and/or maximum current of a current source is adjusted to configure the comparator to output a signal during a second phase when a reference voltage signal is at or above a first level and below a second level. Calibrating gain of the DTC includes adjusting a time difference between an output signal of the DTC set at a first digital code value and the output signal of the DTC set at a second digital code value to be one period of a clock signal input to the DTC. Calibrating integral nonlinearity of the DTC includes measuring a time period for each of multiple digital code values of the DTC.Type: GrantFiled: July 16, 2021Date of Patent: February 14, 2023Assignee: Texas Instruments IncorporatedInventors: Subhashish Mukherjee, Jayawardan Janardhanan, Yogesh Darwhekar
-
Publication number: 20230013907Abstract: A digital-to-time converter (DTC) and methods of calibrating the same reduces or mitigates nonlinearity and thus improves DTC performance. A slope of a voltage signal of the DTC is calibrated using a capacitor and a comparator. Capacitance of the capacitor and/or maximum current of a current source is adjusted to configure the comparator to output a signal during a second phase when a reference voltage signal is at or above a first level and below a second level. Calibrating gain of the DTC includes adjusting a time difference between an output signal of the DTC set at a first digital code value and the output signal of the DTC set at a second digital code value to be one period of a clock signal input to the DTC. Calibrating integral nonlinearity of the DTC includes measuring a time period for each of multiple digital code values of the DTC.Type: ApplicationFiled: July 16, 2021Publication date: January 19, 2023Inventors: Subhashish Mukherjee, Jayawardan Janardhanan, Yogesh Darwhekar
-
Publication number: 20220365489Abstract: An example digital to time converter includes: a first switch having a first terminal, a second terminal, and a first control terminal configured to receive a control signal. A second switch having a third terminal coupled to second terminal, a fourth terminal, and a second control terminal configured to receive a divided clock signal. A third switch having a fifth terminal coupled to the second terminal and the third terminal, a sixth terminal, and a third control terminal configured to receive an inverted version of divided clock signal. A fourth switch having a seventh terminal coupled to the second terminal, an eighth terminal, and a fourth control terminal configured to receive an inverted version of control signal. A fifth switch having a ninth terminal coupled to the eighth terminal and a fifth control terminal configured to receive the inverted divided clock signal. A capacitor coupled to the sixth terminal.Type: ApplicationFiled: May 11, 2021Publication date: November 17, 2022Inventors: Yogesh Darwhekar, Subhashish Mukherjee, Narala Raghavendra Reddy
-
Patent number: 11500336Abstract: An example digital to time converter includes: a first switch having a first terminal, a second terminal, and a first control terminal configured to receive a control signal. A second switch having a third terminal coupled to second terminal, a fourth terminal, and a second control terminal configured to receive a divided clock signal. A third switch having a fifth terminal coupled to the second terminal and the third terminal, a sixth terminal, and a third control terminal configured to receive an inverted version of divided clock signal. A fourth switch having a seventh terminal coupled to the second terminal, an eighth terminal, and a fourth control terminal configured to receive an inverted version of control signal. A fifth switch having a ninth terminal coupled to the eighth terminal and a fifth control terminal configured to receive the inverted divided clock signal. A capacitor coupled to the sixth terminal.Type: GrantFiled: May 11, 2021Date of Patent: November 15, 2022Assignee: Texas Instruments IncorporatedInventors: Yogesh Darwhekar, Subhashish Mukherjee, Narala Raghavendra Reddy
-
Patent number: 11290118Abstract: A frequency synthesizer includes a phase-locked loop (PLL). The PLL includes a first voltage-controlled oscillator (VCO) and a second VCO, each comprising an oscillator, a capacitor bank, and a bias circuit. The capacitor bank is configured to selectably adjust an output frequency of the oscillator. The bias circuit is configured to provide a bias current to the oscillator, and includes a current digital-to-analog converter (IDAC), and an amplifier coupled to the IDAC and configured to drive the oscillator.Type: GrantFiled: December 21, 2020Date of Patent: March 29, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Srinivas Theertham, Jagdish Chand, Yogesh Darwhekar, Subhashish Mukherjee, Jayawardan Janardhanan, Uday Kiran Meda, Arpan Sureshbhai Thakkar, Apoorva Bhatia, Pranav Kumar
-
Publication number: 20210391866Abstract: A frequency synthesizer includes a phase-locked loop (PLL). The PLL includes a first voltage-controlled oscillator (VCO) and a second VCO, each comprising an oscillator, a capacitor bank, and a bias circuit. The capacitor bank is configured to selectably adjust an output frequency of the oscillator. The bias circuit is configured to provide a bias current to the oscillator, and includes a current digital-to-analog converter (IDAC), and an amplifier coupled to the IDAC and configured to drive the oscillator.Type: ApplicationFiled: December 21, 2020Publication date: December 16, 2021Inventors: Srinivas THEERTHAM, Jagdish CHAND, Yogesh DARWHEKAR, Subhashish MUKHERJEE, Jayawardan JANARDHANAN, Uday Kiran MEDA, Arpan Sureshbhai THAKKAR, Apoorva BHATIA, Pranav KUMAR
-
Patent number: 10924309Abstract: A receiver circuit includes a quadrature signal generator to generate an in-phase (I) signal and a quadrature (Q) signal from a local oscillator signal and an IQ phase sense and control circuit to generate a phase adjustment code responsive to a phase error between quadrature signals generated by a plurality of mixers. The receiver circuit also includes a phase corrector to adjust a phase difference between the I and Q signals from the quadrature signal generator to generate corrected I and Q signals to be provided to the plurality of mixers.Type: GrantFiled: February 18, 2020Date of Patent: February 16, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Yogesh Darwhekar, Pranav Kumar, Arpan Thakkar, Naveen Mahadev, Srikanth Manian
-
Publication number: 20200186403Abstract: A receiver circuit includes a quadrature signal generator to generate an in-phase (I) signal and a quadrature (Q) signal from a local oscillator signal and an IQ phase sense and control circuit to generate a phase adjustment code responsive to a phase error between quadrature signals generated by a plurality of mixers. The receiver circuit also includes a phase corrector to adjust a phase difference between the I and Q signals from the quadrature signal generator to generate corrected I and Q signals to be provided to the plurality of mixers.Type: ApplicationFiled: February 18, 2020Publication date: June 11, 2020Inventors: Yogesh DARWHEKAR, Pranav KUMAR, Arpan THAKKAR, Naveen MAHADEV, Srikanth MANIAN
-
Patent number: 10658357Abstract: A circuit includes a first bipolar junction transistor (BJT) including a first base, a first collector, and a first emitter, the first collector connected to a first supply voltage node and a second BJT including a second base, a second collector, and a second emitter, the second collector connected to the first emitter at an output node. The circuit also includes a capacitor including a first capacitor terminal and a second capacitor terminal, the first capacitor terminal connected to the second emitter of the second BJT and the second capacitor terminal connected to a second supply voltage node. A current source device is also included that is connected in parallel with the capacitor.Type: GrantFiled: May 29, 2018Date of Patent: May 19, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Pranav Kumar, Yogesh Darwhekar
-
Patent number: 10608853Abstract: A receiver circuit includes a quadrature signal generator to generate an in-phase (I) signal and a quadrature (Q) signal from a local oscillator signal and an IQ phase sense and control circuit to generate a phase adjustment code responsive to a phase error between quadrature signals generated by a plurality of mixers. The receiver circuit also includes a phase corrector to adjust a phase difference between the I and Q signals from the quadrature signal generator to generate corrected I and Q signals to be provided to the plurality of mixers.Type: GrantFiled: September 13, 2018Date of Patent: March 31, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Yogesh Darwhekar, Pranav Kumar, Arpan Thakkar, Naveen Mahadev, Srikanth Manian
-
Publication number: 20200092148Abstract: A receiver circuit includes a quadrature signal generator to generate an in-phase (I) signal and a quadrature (Q) signal from a local oscillator signal and an IQ phase sense and control circuit to generate a phase adjustment code responsive to a phase error between quadrature signals generated by a plurality of mixers. The receiver circuit also includes a phase corrector to adjust a phase difference between the I and Q signals from the quadrature signal generator to generate corrected I and Q signals to be provided to the plurality of mixers.Type: ApplicationFiled: September 13, 2018Publication date: March 19, 2020Inventors: Yogesh DARWHEKAR, Pranav KUMAR, Arpan THAKKAR, Naveen MAHADEV, Srikanth MANIAN
-
Publication number: 20190252373Abstract: A circuit includes a first bipolar junction transistor (BJT) including a first base, a first collector, and a first emitter, the first collector connected to a first supply voltage node and a second BJT including a second base, a second collector, and a second emitter, the second collector connected to the first emitter at an output node. The circuit also includes a capacitor including a first capacitor terminal and a second capacitor terminal, the first capacitor terminal connected to the second emitter of the second BJT and the second capacitor terminal connected to a second supply voltage node. A current source device is also included that is connected in parallel with the capacitor.Type: ApplicationFiled: May 29, 2018Publication date: August 15, 2019Inventors: Pranav KUMAR, Yogesh DARWHEKAR
-
Patent number: 10382078Abstract: At least some embodiments are directed to a receiver system that comprises a first oscillation module configured to provide oscillating signals of differing frequencies and a second oscillation module configured to provide other oscillating signals of the differing frequencies. The second oscillation module is configured to produce less noise than the first oscillation module. A controller is coupled to the first and second oscillation modules and configured to selectively activate and deactivate each of the first and second oscillation modules based on signal strengths of primary signals received via a wireless medium and based on signal strengths of interference signals received via the wireless medium.Type: GrantFiled: April 13, 2017Date of Patent: August 13, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Subhashish Mukherjee, Yogesh Darwhekar, Nagaraj V. Dixit, Raghu Ganesan