Patents by Inventor Yohei Igarashi

Yohei Igarashi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 11817422
    Abstract: A semiconductor device includes a first semiconductor element, a first connection terminal formed on a lower surface of the first semiconductor element, a second semiconductor element mounted on the lower surface of the first semiconductor element so that the second semiconductor element partially overlaps the first semiconductor element in plan view, a second connection terminal formed on a lower surface of the second semiconductor element, and a wiring substrate on which the first and second semiconductor elements are mounted. The wiring substrate includes first and second connection pads electrically connected to the first connection terminal and the second connection terminal, respectively. The semiconductor device further includes a third connection terminal formed on the first connection pad and electrically connected to the first connection terminal. One of the first connection terminal and the third connection terminal is a metal post, and the other is a solder ball.
    Type: Grant
    Filed: November 9, 2019
    Date of Patent: November 14, 2023
    Assignee: SHINKO ELECTRIC INDUSTRIES CO., LTD.
    Inventor: Yohei Igarashi
  • Publication number: 20200152601
    Abstract: A semiconductor device includes a first semiconductor element, a first connection terminal formed on a lower surface of the first semiconductor element, a second semiconductor element mounted on the lower surface of the first semiconductor element so that the second semiconductor element partially overlaps the first semiconductor element in plan view, a second connection terminal formed on a lower surface of the second semiconductor element, and a wiring substrate on which the first and second semiconductor elements are mounted. The wiring substrate includes first and second connection pads electrically connected to the first connection terminal and the second connection terminal, respectively. The semiconductor device further includes a third connection terminal formed on the first connection pad and electrically connected to the first connection terminal. One of the first connection terminal and the third connection terminal is a metal post, and the other is a solder ball.
    Type: Application
    Filed: November 9, 2019
    Publication date: May 14, 2020
    Inventor: Yohei Igarashi
  • Patent number: 9048331
    Abstract: A method of manufacturing a semiconductor chip includes forming a masking member including an opening on a wiring substrate including a chip mounting region so as to align the opening with the chip mounting region, forming an uncured sealing resin on at least the chip mounting region of the wiring substrate, wherein a support film is formed on the uncured sealing resin, removing the support film from the uncured sealing resin, removing the masking member from the wiring substrate so that the uncured sealing resin remains on the chip mounting region, and flip-chip mounting a semiconductor chip onto the chip mounting region with the uncured sealing resin arranged in between. The uncured sealing resin has a higher temperature when removing the masking member than when removing the support film.
    Type: Grant
    Filed: December 16, 2013
    Date of Patent: June 2, 2015
    Assignee: Shinko Electric Industries Co., LTD.
    Inventors: Kiyoshi Oi, Yoshihiro Machida, Hiroyuki Saito, Yohei Igarashi
  • Patent number: 8803304
    Abstract: There is provided a semiconductor package that includes: a wiring board; a first semiconductor chip mounted on the wiring board; a second semiconductor chip mounted on the first semiconductor chip, wherein a size of second semiconductor chip is larger than that of the first semiconductor chip when viewed from a thickness direction of the semiconductor package; an insulating resin provided between the wiring board and the second semiconductor chip and between the wiring board and the first semiconductor chip so as to cover the first semiconductor chip; a base disposed on the wiring board to face a surface of the second semiconductor chip, wherein the insulating resin is provided between the base and the second semiconductor chip so as to cover the base.
    Type: Grant
    Filed: June 27, 2011
    Date of Patent: August 12, 2014
    Assignee: Shinko Electric Industries Co., Ltd.
    Inventors: Yohei Igarashi, Yasushi Araki
  • Publication number: 20140170810
    Abstract: A method of manufacturing a semiconductor chip includes forming a masking member including an opening on a wiring substrate including a chip mounting region so as to align the opening with the chip mounting region, forming an uncured sealing resin on at least the chip mounting region of the wiring substrate, wherein a support film is formed on the uncured sealing resin, removing the support film from the uncured sealing resin, removing the masking member from the wiring substrate so that the uncured sealing resin remains on the chip mounting region, and flip-chip mounting a semiconductor chip onto the chip mounting region with the uncured sealing resin arranged in between. The uncured sealing resin has a higher temperature when removing the masking member than when removing the support film.
    Type: Application
    Filed: December 16, 2013
    Publication date: June 19, 2014
    Applicant: Shinko Electric Industries Co., LTD.
    Inventors: Kiyoshi Oi, Yoshihiro Machida, Hiroyuki Saito, Yohei Igarashi
  • Patent number: 8169083
    Abstract: A semiconductor device includes a wiring substrate having a mounting surface on which a semiconductor element is mounted. A portion of the mounting surface exposed from the semiconductor element is covered by a solder-resist layer, and an extension portion of the solder-resist layer extends from a dropping-commencing point of a liquid-state under-filling agent on the portion of the mounting surface exposed from the semiconductor element and into an area of the wiring substrate covered by the semiconductor element. A gap between the semiconductor element and the extension portion of the solder-resist layer is formed to be narrower than the gap between the semiconductor element and the mounting surface of the wiring substrate so that liquid drops of the under-filling agent dropped at the dropping-commencing point are sucked into the gap by a capillary phenomenon.
    Type: Grant
    Filed: December 22, 2009
    Date of Patent: May 1, 2012
    Assignee: Shinko Electric Industries Co., Ltd.
    Inventor: Yohei Igarashi
  • Publication number: 20110316172
    Abstract: There is provided a semiconductor package that includes: a wiring board; a first semiconductor chip mounted on the wiring board; a second semiconductor chip mounted on the first semiconductor chip, wherein a size of second semiconductor chip is larger than that of the first semiconductor chip when viewed from a thickness direction of the semiconductor package; an insulating resin provided between the wiring board and the second semiconductor chip and between the wiring board and the first semiconductor chip so as to cover the first semiconductor chip; a base disposed on the wiring board to face a surface of the second semiconductor chip, wherein the insulating resin is provided between the base and the second semiconductor chip so as to cover the base.
    Type: Application
    Filed: June 27, 2011
    Publication date: December 29, 2011
    Applicant: Shinko Electric Industries Co., Ltd.
    Inventors: Yohei Igarashi, Yasushi Araki
  • Publication number: 20100155965
    Abstract: A semiconductor device includes: the mounting surface of the wiring substrate exposed from the semiconductor element is covered by a solder-resist layer, a part of the solder-resist layer covering the mounting surface of the wiring substrate at a dropping-commencing point at which dropping of a liquid-state under-filling agent filled in a gap between the semiconductor element and the mounting surface of the wiring substrate is commenced is extended in an area of the wiring substrate covered by the semiconductor element, and a gap between the semi conductor element at the dropping-commencing point and the vicinity thereof and an extension portion of the solder-resist layer is formed to be narrower than the gap between the semi conductor element and the mounting surface of the wiring substrate so that liquid drops of the under-filling agent dropped at the dropping-commencing point are sucked into the gap by a capillary phenomenon.
    Type: Application
    Filed: December 22, 2009
    Publication date: June 24, 2010
    Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.
    Inventor: Yohei Igarashi