Patents by Inventor YOHEI TAKEUCHI
YOHEI TAKEUCHI has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11955097Abstract: A shift register includes stages each constituted by a unit circuit provided with a thin-film transistor (separation transistor) that separates a control node into an output-side first control node and an input-side second control node and a capacitor whose first end is connected to the second control node. The thin-film transistor (separation transistor) has a control terminal that is supplied with a high-level DC power supply voltage. Typically, the channel width of a thin-film transistor (first output control transistor) that controls output from a unit circuit is ten or more times greater than the channel width of the thin-film transistor (separation transistor).Type: GrantFiled: December 5, 2022Date of Patent: April 9, 2024Assignee: Sharp Display Technology CorporationInventors: Jun Nishimura, Yoshihito Hara, Yohei Takeuchi, Kengo Hara, Tohru Daitoh
-
Publication number: 20240112646Abstract: A set circuit in a unit circuit in a gate driver of a display device includes a setting transistor, a first auxiliary transistor, and a second auxiliary transistor. The setting transistor includes a source terminal connected to an internal node, a gate terminal connected to a set input terminal, and a drain terminal connected to the set input terminal via the first auxiliary transistor and also connected to an input terminal via the second auxiliary transistor in a diode-connected form. Each transistor is controlled to be in an on state and an off state during normal drive and is controlled to be in the off state and the on state during a pause period by a control signal supplied to the input terminal.Type: ApplicationFiled: August 14, 2023Publication date: April 4, 2024Inventors: Jun NISHIMURA, Kengo HARA, Yohei TAKEUCHI, Yoshihito HARA, Tohru DAITOH
-
Patent number: 11830454Abstract: An active matrix substrate includes a gate driver including a shift register including a plurality of unit circuits connected in multiple stages. Each of the plurality of unit circuits includes an output node, a first node, a first TFT including a first gate terminal supplied with the set signal, a first source terminal connected to the first node, and a first drain terminal supplied with a first power supply potential higher than a low-level potential of the set signal, and a second TFT including a second gate terminal connected to the first node, a second source terminal connected to the output node, and a second drain terminal supplied with the clock signal. The first TFT includes a semiconductor layer, and a first and a second gate electrodes disposed on a side of the semiconductor layer opposite to the substrate and connected to the first gate terminal.Type: GrantFiled: January 25, 2023Date of Patent: November 28, 2023Assignee: SHARP DISPLAY TECHNOLOGY CORPORATIONInventors: Kengo Hara, Tohru Daitoh, Yoshihito Hara, Jun Nishimura, Yohei Takeuchi
-
Publication number: 20230352493Abstract: An active matrix substrate includes a thin film transistor including an oxide semiconductor layer, an interlayer insulating layer covering the thin film transistor, a pixel electrode provided above the interlayer insulating layer and electrically connected to the thin film transistor, a common electrode provided between the pixel electrode and the interlayer insulating layer, a first dielectric layer provided between the common electrode and the pixel electrode, and an alignment film covering the pixel electrode. The first dielectric layer includes a plurality of openings each of which exposes a part of the common electrode and includes the alignment film positioned therein.Type: ApplicationFiled: April 27, 2023Publication date: November 2, 2023Inventors: Yoshihito HARA, Tohru DAITOH, Jun NISHIMURA, Kengo HARA, Yohei TAKEUCHI
-
Publication number: 20230252951Abstract: An active matrix substrate includes a gate driver including a shift register including a plurality of unit circuits connected in multiple stages. Each of the plurality of unit circuits includes an output node, a first node, a first TFT including a first gate terminal supplied with the set signal, a first source terminal connected to the first node, and a first drain terminal supplied with a first power supply potential higher than a low-level potential of the set signal, and a second TFT including a second gate terminal connected to the first node, a second source terminal connected to the output node, and a second drain terminal supplied with the clock signal. The first TFT includes a semiconductor layer, and a first and a second gate electrodes disposed on a side of the semiconductor layer opposite to the substrate and connected to the first gate terminal.Type: ApplicationFiled: January 25, 2023Publication date: August 10, 2023Inventors: Kengo HARA, Tohru DAITOH, Yoshihito HARA, Jun NISHIMURA, Yohei TAKEUCHI
-
Patent number: 11715437Abstract: A light control panel including an image display region including a region corresponding to an image display region in a display panel and a region corresponding to a peripheral circuit region in the display panel is provided between the display panel and a backlight. A pattern image for controlling radiation of light emitted from the backlight to the display panel is displayed in the image display region in the light control panel according to an action state of the peripheral circuit in the display panel.Type: GrantFiled: May 23, 2022Date of Patent: August 1, 2023Assignee: SHARP DISPLAY TECHNOLOGY CORPORATIONInventors: Yohei Takeuchi, Akira Tagawa, Yasuaki Iwase, Jun Nishimura
-
Publication number: 20230215395Abstract: A shift register includes stages each constituted by a unit circuit provided with thin-film transistors that separate a control node (i.e. a node that controls output from a unit circuit) into an output-side first control node and an input-side second control node. One of the thin-film transistors has a control terminal that is supplied with a set signal that is an output signal from a unit circuit constituting a preceding stage. The other of the thin-film transistors has a control terminal that is supplied with a reset signal that is an output signal from a unit circuit constituting a subsequent stage.Type: ApplicationFiled: December 5, 2022Publication date: July 6, 2023Inventors: Jun NISHIMURA, Yoshihito HARA, Yohei TAKEUCHI, Kengo HARA, Tohru DAITOH
-
Publication number: 20230206875Abstract: A shift register includes stages each constituted by a unit circuit provided with a thin-film transistor (separation transistor) that separates a control node into an output-side first control node and an input-side second control node and a capacitor whose first end is connected to the second control node. The thin-film transistor (separation transistor) has a control terminal that is supplied with a high-level DC power supply voltage. Typically, the channel width of a thin-film transistor (first output control transistor) that controls output from a unit circuit is ten or more times greater than the channel width of the thin-film transistor (separation transistor).Type: ApplicationFiled: December 5, 2022Publication date: June 29, 2023Inventors: Jun NISHIMURA, Yoshihito HARA, Yohei TAKEUCHI, Kengo HARA, Tohru DAITOH
-
Patent number: 11644729Abstract: An active matrix substrate includes a first pixel region defined by first and second source bus lines adjacent to each other and first and second gate bus lines adjacent to each other and further includes a first pixel electrode and a first oxide semiconductor TFT that are associated with the first pixel region. The first oxide semiconductor TFT includes an oxide semiconductor layer and a gate electrode electrically connected to the first gate bus line. The oxide semiconductor layer includes a channel region and a low-resistance region including first and second regions located on opposite sides of the channel region. When viewed in a direction normal to the substrate, the low-resistance region extends across the first source bus line to another pixel region and partially overlaps a pixel electrode disposed in the other pixel region with an insulating layer interposed therebetween.Type: GrantFiled: May 13, 2022Date of Patent: May 9, 2023Assignee: SHARP DISPLAY TECHNOLOGY CORPORATIONInventors: Jun Nishimura, Akira Tagawa, Yasuaki Iwase, Yohei Takeuchi
-
Publication number: 20220406267Abstract: A light control panel including an image display region including a region corresponding to an image display region in a display panel and a region corresponding to a peripheral circuit region in the display panel is provided between the display panel and a backlight. A pattern image for controlling radiation of light emitted from the backlight to the display panel is displayed in the image display region in the light control panel according to an action state of the peripheral circuit in the display panel.Type: ApplicationFiled: May 23, 2022Publication date: December 22, 2022Inventors: Yohei TAKEUCHI, Akira TAGAWA, Yasuaki IWASE, Jun NISHIMURA
-
Publication number: 20220373832Abstract: An active matrix substrate includes a first pixel region defined by first and second source bus lines adjacent to each other and first and second gate bus lines adjacent to each other and further includes a first pixel electrode and a first oxide semiconductor TFT that are associated with the first pixel region. The first oxide semiconductor TFT includes an oxide semiconductor layer and a gate electrode electrically connected to the first gate bus line. The oxide semiconductor layer includes a channel region and a low-resistance region including first and second regions located on opposite sides of the channel region. When viewed in a direction normal to the substrate, the low-resistance region extends across the first source bus line to another pixel region and partially overlaps a pixel electrode disposed in the other pixel region with an insulating layer interposed therebetween.Type: ApplicationFiled: May 13, 2022Publication date: November 24, 2022Inventors: Jun NISHIMURA, Akira TAGAWA, Yasuaki IWASE, Yohei TAKEUCHI
-
Publication number: 20220254814Abstract: An active matrix substrate includes first and second TFTs. The first TFT includes a first lower electrode, a first insulating layer, a first oxide semiconductor layer, and a first gate electrode. The first oxide semiconductor layer includes a first channel region overlapping the first gate electrode when viewed in a normal direction of the substrate. The first lower electrode has a first light-shielding portion overlapping the entire first channel region and including a first metal film. The second TFT includes a second lower electrode, the first insulating layer, a second oxide semiconductor layer, and a second gate electrode. The second oxide semiconductor layer includes a second channel region overlapping the second gate electrode when viewed in the normal direction. The second lower electrode has a light-transmitting portion overlapping the second channel region and including a first transparent conductive film but not a light-shielding metal film.Type: ApplicationFiled: February 2, 2022Publication date: August 11, 2022Inventors: Jun NISHIMURA, Akira TAGAWA, Yohei TAKEUCHI, Yasuaki IWASE
-
Patent number: 11328682Abstract: A gate driver is constituted of a first gate driver including a first shift register that is configured by bistable circuits corresponding to gate bus lines on odd-numbered lines arranged on one side of a display portion, and a second gate driver including a second shift register that is configured by bistable circuits corresponding to gate bus lines on even-numbered lines arranged on another side of the display portion. A first buffer circuit is provided on one end side of each gate bus line, and a second buffer circuit is provided on another end side of each gate bus line. A control signal for controlling the scanning order of the gate bus line is given to the bistable circuit and the second buffer circuit.Type: GrantFiled: April 9, 2021Date of Patent: May 10, 2022Assignee: SHARP KABUSHIKI KAISHAInventors: Yasuaki Iwase, Takuya Watanabe, Akira Tagawa, Jun Nishimura, Yohei Takeuchi
-
Publication number: 20210327387Abstract: A gate driver is constituted of a first gate driver including a first shift register that is configured by bistable circuits corresponding to gate bus lines on odd-numbered lines arranged on one side of a display portion and can switch a shift direction, and a second gate driver including a second shift register that is configured by bistable circuits corresponding to gate bus lines on even-numbered lines arranged on another side of the display portion and can switch the shift direction. A first buffer circuit is provided on one side of both ends of each gate bus line, and a second and a third buffer circuits are provided on another side thereof.Type: ApplicationFiled: April 9, 2021Publication date: October 21, 2021Inventors: YASUAKI IWASE, TAKUYA WATANABE, AKIRA TAGAWA, JUN NISHIMURA, YOHEI TAKEUCHI
-
Publication number: 20210327388Abstract: A gate driver is constituted of a first gate driver including a first shift register that is configured by bistable circuits corresponding to gate bus lines on odd-numbered lines arranged on one side of a display portion, and a second gate driver including a second shift register that is configured by bistable circuits corresponding to gate bus lines on even-numbered lines arranged on another side of the display portion. A first buffer circuit is provided on one end side of each gate bus line, and a second buffer circuit is provided on another end side of each gate bus line. A control signal for controlling the scanning order of the gate bus line is given to the bistable circuit and the second buffer circuit.Type: ApplicationFiled: April 9, 2021Publication date: October 21, 2021Inventors: YASUAKI IWASE, TAKUYA WATANABE, AKIRA TAGAWA, JUN NISHIMURA, YOHEI TAKEUCHI
-
Patent number: 11151956Abstract: A gate driver is constituted of a first gate driver including a first shift register that is configured by bistable circuits corresponding to gate bus lines on odd-numbered lines arranged on one side of a display portion and can switch a shift direction, and a second gate driver including a second shift register that is configured by bistable circuits corresponding to gate bus lines on even-numbered lines arranged on another side of the display portion and can switch the shift direction. A first buffer circuit is provided on one side of both ends of each gate bus line, and a second and a third buffer circuits are provided on another side thereof.Type: GrantFiled: April 9, 2021Date of Patent: October 19, 2021Assignee: SHARP KABUSHIKI KAISHAInventors: Yasuaki Iwase, Takuya Watanabe, Akira Tagawa, Jun Nishimura, Yohei Takeuchi
-
Patent number: 11138947Abstract: A unit circuit that constitutes a shift register includes a gate output lowering transistor (T01) whose source terminal is supplied with a second gate low voltage (Vgl2) and a gate output reset transistor (T03) Whose source terminal is supplied with a first gate low voltage (Vgl1), as constituent elements associated with the lowering of gate output. At the time of lowering the gate output, the gate output lowering transistor (T01) is made to be in an on state, and thereafter the gate output reset transistor (T03) is made to be in the on state. In this case, the gate terminal of the gate output reset transistor (T03) is supplied with a scanning signal or a signal having a waveform equivalent to that of the scanning signal outputted from the unit circuit in a subsequent stage.Type: GrantFiled: May 28, 2020Date of Patent: October 5, 2021Assignee: SHARP KABUSHIKI KAISHAInventors: Yasuaki Iwase, Yohei Takeuchi, Takuya Watanabe, Akira Tagawa, Jun Nishimura
-
Patent number: 11100882Abstract: In a display device that adopts an SSD scheme, a demultiplexer circuit has provided for each source bus line, a compensating transistor whose first conduction terminal is connected to the source bus line and whose second conducting terminal is maintained in a floating state. In such a configuration, for example, at the same timing as a connection control transistor changes from an on state to an off state due to a change from a high level to a low level of a control signal that is supplied to a control terminal of the connection control transistor, a control signal that is supplied to a control terminal of the compensating transistor changes from the low level to the high level.Type: GrantFiled: December 28, 2020Date of Patent: August 24, 2021Assignee: SHARP KABUSHIKI KAISHAInventors: Yohei Takeuchi, Akira Tagawa, Yasuaki Iwase, Jun Nishimura
-
Publication number: 20210241709Abstract: In a display device that adopts an SSD scheme, a demultiplexer circuit has provided for each source bus line, a compensating transistor whose first conduction terminal is connected to the source bus line and whose second conducting terminal is maintained in a floating state. In such a configuration, for example, at the same timing as a connection control transistor changes from an on state to an off state due to a change from a high level to a low level of a control signal that is supplied to a control terminal of the connection control transistor, a control signal that is supplied to a control terminal of the compensating transistor changes from the low level to the high level.Type: ApplicationFiled: December 28, 2020Publication date: August 5, 2021Inventors: YOHEI TAKEUCHI, AKIRA TAGAWA, YASUAKI IWASE, JUN NISHIMURA
-
Publication number: 20210125575Abstract: A demultiplexing circuit provided in a display device including an active matrix substrate includes demultiplexers respectively corresponding to sets of source bus line groups obtained by dividing source bus lines in the active matrix substrate into groups with two or more source bus lines making up one set, and input terminals respectively corresponding to the demultiplexers. Each demultiplexer includes two or more main switching elements respectively corresponding to two or more source bus lines of the corresponding set, and two or more sub-switching elements respectively connected in parallel with the two or more main switching elements, the input terminals are respectively connected to the two or more source bus lines via the two or more main switching elements, and each of the two or more sub-switching elements is controlled to be turned off at a time later than a time when the corresponding main switching element is turned off.Type: ApplicationFiled: October 7, 2020Publication date: April 29, 2021Inventors: Jun NISHIMURA, Takuya WATANABE, Akira TAGAWA, Yasuaki IWASE, Yohei TAKEUCHI