Patents by Inventor Yoichi Kitamura

Yoichi Kitamura has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 11211710
    Abstract: In an array antenna apparatus, a first height of top faces of plurality of antenna elements is greater than or equal to a second height of a first top of a first electronic component relative to a first primary surface. The first electronic component is the tallest among one or more electronic components mounted on fourth primary surfaces of one or more first external circuit boards. A third height of a second primary surface is greater than a fourth height of fourth primary surfaces. Accordingly, the array antenna apparatus has good antenna characteristics.
    Type: Grant
    Filed: March 8, 2018
    Date of Patent: December 28, 2021
    Assignee: MITSUBISHI ELECTRIC CORPORATION
    Inventors: Yoichi Kitamura, Takumi Nagamine, Takayuki Nakao, Kiyoshi Ishida, Tetsu Owada
  • Patent number: 10863625
    Abstract: A flexible printed circuit board includes: a base material including a principal face; at least one first wiring pattern disposed on the principal face of the base material and extending along a first direction; and a first member and a second member disposed on the first wiring pattern so as to be spaced from each other in the first direction. In the first direction, the first member and the second member divide the flexible printed circuit board into: a first region located opposite to the second member with respect to the first member in the first direction, a second region located between the first member and the second member, a third region located opposite to the first member with respect to the second member, a fourth region in which the first member is disposed, and a fifth region in which the second member is disposed.
    Type: Grant
    Filed: April 19, 2018
    Date of Patent: December 8, 2020
    Assignee: MITSUBISHI ELECTRIC CORPORATION
    Inventors: Takumi Nagamine, Yoichi Kitamura
  • Publication number: 20200235478
    Abstract: In an array antenna apparatus, a first height of top faces of plurality of antenna elements is greater than or equal to a second height of a first top of a first electronic component relative to a first primary surface. The first electronic component is the tallest among one or more electronic components mounted on fourth primary surfaces of one or more first external circuit boards. A third height of a second primary surface is greater than a fourth height of fourth primary surfaces. Accordingly, the array antenna apparatus has good antenna characteristics.
    Type: Application
    Filed: March 8, 2018
    Publication date: July 23, 2020
    Applicant: Mitsubishi Electric Corporation
    Inventors: Yoichi KITAMURA, Takumi NAGAMINE, Takayuki NAKAO, Kiyoshi ISHIDA, Tetsu OWADA
  • Patent number: 10714838
    Abstract: An array antenna apparatus includes: a wiring substrate having a plurality of fed patch antennas and a plurality of active element circuits electrically connected to the plurality of fed patch antennas, respectively; and a plurality of antenna substrates each having a parasitic patch antenna. The plurality of antenna substrates are joined onto one wiring substrate. Thereby, it becomes possible to provide an array antenna apparatus that can be reduced in size and has excellent antenna characteristics.
    Type: Grant
    Filed: October 13, 2015
    Date of Patent: July 14, 2020
    Assignee: MITSUBISHI ELECTRIC CORPORATION
    Inventors: Yoichi Kitamura, Takashi Maruyama, Takeshi Nakazato
  • Publication number: 20200146150
    Abstract: A flexible printed circuit board includes: a base material including a principal face; at least one first wiring pattern disposed on the principal face of the base material and extending along a first direction; and a first member and a second member disposed on the first wiring pattern so as to be spaced from each other in the first direction. In the first direction, the first member and the second member divide the flexible printed circuit board into: a first region located opposite to the second member with respect to the first member in the first direction, a second region located between the first member and the second member, a third region located opposite to the first member with respect to the second member, a fourth region in which the first member is disposed, and a fifth region in which the second member is disposed.
    Type: Application
    Filed: April 19, 2018
    Publication date: May 7, 2020
    Applicant: Mitsubishi Electric Corporation
    Inventors: Takumi NAGAMINE, Yoichi KITAMURA
  • Publication number: 20190139702
    Abstract: An irreversible circuit element that can reduce manufacturing costs by preventing faults that lead to product defects includes a magnetic body, a magnetic body securing casing, and a magnet. The magnetic body securing casing is arranged so as to surround the magnetic body. The magnet is arranged on one side of the magnetic body. The magnetic body securing casing includes a first electrode on one casing main surface arranged on the one side, a second electrode on the other casing main surface arranged on the other side opposite to the one side, and a through-conductor that passes through the magnetic body securing casing and electrically connects the first electrode to the second electrode. The first electrode is connected to a first wiring arranged on the one side of the magnetic body.
    Type: Application
    Filed: November 4, 2016
    Publication date: May 9, 2019
    Applicant: MITSUBISHI ELECTRIC CORPORATION
    Inventors: Yoichi KITAMURA, Tetsuya UEDA, Hironobu SHIBATA, Yukinobu TARUI
  • Publication number: 20170229784
    Abstract: An array antenna apparatus includes: a wiring substrate having a plurality of fed patch antennas and a plurality of active element circuits electrically connected to the plurality of fed patch antennas, respectively; and a plurality of antenna substrates each having a parasitic patch antenna. The plurality of antenna substrates are joined onto one wiring substrate. Thereby, it becomes possible to provide an array antenna apparatus that can be reduced in size and has excellent antenna characteristics.
    Type: Application
    Filed: October 13, 2015
    Publication date: August 10, 2017
    Applicant: MITSUBISHI ELECTRIC CORPORATION
    Inventors: Yoichi KITAMURA, Takashi MARUYAMA, Takeshi NAKAZATO
  • Patent number: 8912453
    Abstract: An electronic component package includes a circuit board which has a mounting surface that does not show wettability for fluxless solder and on which a semiconductor element is mounted, a soldering pattern that shows wettability for the fluxless solder and is formed to surround an area on which the semiconductor element is mounted, a lid that has a shape such that a cavity is formed between the lid and the circuit board, a bonding surface to the soldering pattern is formed in a ring shape, and does not show wettability for the fluxless solder, a solder bonded part that is formed by heating a solder precoat formed of the fluxless solder on a bonding surface of the lid, and a ventilation hole that is formed by providing a bonding surface of the lid exposed in a discontinuous part of the solder precoat after the solder bonded part is formed.
    Type: Grant
    Filed: December 13, 2010
    Date of Patent: December 16, 2014
    Assignee: Mitsubishi Electric Corporation
    Inventors: Minoru Hashimoto, Yoichi Kitamura, Yosuke Kondo, Kenichiro Ichikawa
  • Patent number: 8548416
    Abstract: A two-terminal semiconductor device is formed on a semiconductor substrate. Two wiring patterns are respectively connected to terminals of the semiconductor device, and two electrode pads are respectively connected to the wiring patterns for connecting a signal input/output circuit formed on a separate substrate. Two parallel wiring patterns are respectively connected to the wiring patterns, and two reactance-circuit connection electrode pads are respectively connected to the parallel wiring patterns for electrically connecting a reactance circuit formed on the separate substrate separately from the signal input/output circuit.
    Type: Grant
    Filed: November 15, 2007
    Date of Patent: October 1, 2013
    Assignee: Mitsubishi Electric Corporation
    Inventors: Takuya Suzuki, Kenji Kawakami, Ko Kanaya, Yoichi Kitamura
  • Publication number: 20120273264
    Abstract: An electronic component package includes a circuit board which has a mounting surface that does not show wettability for fluxless solder and on which a semiconductor element is mounted, a soldering pattern that shows wettability for the fluxless solder and is formed to surround an area on which the semiconductor element is mounted, a lid that has a shape such that a cavity is formed between the lid and the circuit board, a bonding surface to the soldering pattern is formed in a ring shape, and does not show wettability for the fluxless solder, a solder bonded part that is formed by heating a solder precoat formed of the fluxless solder on a bonding surface of the lid, and a ventilation hole that is formed by providing a bonding surface of the lid exposed in a discontinuous part of the solder precoat after the solder bonded part is formed.
    Type: Application
    Filed: December 13, 2010
    Publication date: November 1, 2012
    Applicant: Mitsubishi Electric Corporation
    Inventors: Minoru Hashimoto, Yoichi Kitamura, Yosuke Kondo, Kenichiro Ichikawa
  • Patent number: 8240037
    Abstract: A process for producing a circuit module including, carried out in this order, preparing a ceramic carrier substrate having ceramic substrate pads for mounting electronic parts, forming solder paste layers on the ceramic substrate pads, forming precoated solder layers by heating the ceramic carrier substrate having the solder paste layers on the ceramic substrate pads to melt the solder paste layers, and then cooling for solidifying the solder, preliminarily fixing stepped lid having protrusions adjacent to a cavity and dents adjacent to the cavity with the protrusions intervening therebetween to the precoated solder layers of the ceramic carrier substrate and joining the stepped lid to the ceramic carrier substrate with solder by placing the ceramic carrier substrate having the stepped lid preliminarily fixed to the precoated solder layers in a reflow furnace.
    Type: Grant
    Filed: November 13, 2009
    Date of Patent: August 14, 2012
    Assignee: Mitsubishi Electric Corporation
    Inventors: Yoichi Kitamura, Minoru Hashimoto, Tatsuya Kaneko
  • Patent number: 8229387
    Abstract: Provided is an even harmonic mixer which is reduced in cost and size. The even harmonic mixer includes: a transducer in which a conductor of a microstrip line is connected to a ground plane of a waveguide, for transducing an RF signal transmitted in a waveguide mode into a transmission mode of the microstrip line; an anti-parallel diode pair which is cascade-connected to a microstrip line side of the transducer, and formed on a semiconductor substrate; a branching circuit for branching an LO signal and an IF signal; an open-end stub which is disposed between the transducer and the anti-parallel diode pair, and has a line length of about ½ wavelength at an RF signal frequency; and an open-end stub which is disposed between the anti-parallel diode pair and the branching circuit, and has a line length of about ¼ wavelength at the RF signal frequency.
    Type: Grant
    Filed: April 25, 2007
    Date of Patent: July 24, 2012
    Assignee: Mitsubishi Electric Corporation
    Inventors: Kenji Kawakami, Takuya Suzuki, Ko Kanaya, Yoichi Kitamura
  • Publication number: 20100315177
    Abstract: Provided is an even harmonic mixer which is reduced in cost and size. The even harmonic mixer includes: a transducer in which a conductor of a microstrip line is connected to a ground plane of a waveguide, for transducing an RF signal transmitted in a waveguide mode into a transmission mode of the microstrip line; an anti-parallel diode pair which is cascade-connected to a microstrip line side of the transducer, and formed on a semiconductor substrate; a branching circuit for branching an LO signal and an IF signal; an open-end stub which is disposed between the transducer and the anti-parallel diode pair, and has a line length of about ½ wavelength at an RF signal frequency; and an open-end stub which is disposed between the anti-parallel diode pair and the branching circuit, and has a line length of about ¼ wavelength at the RF signal frequency.
    Type: Application
    Filed: April 25, 2007
    Publication date: December 16, 2010
    Applicant: MITSUBISHI ELECTRIC CORPORATION
    Inventors: Kenji Kawakami, Takuya Suzuki, Ko Kanaya, Yoichi Kitamura
  • Patent number: 7763315
    Abstract: Disclosed are a coating material for metal wherein a thin coating film without pinholes having excellent corrosion resistance, retort resistance, impact resistance, processing resistance, abrasion resistance, adhesiveness to a metal, flavor preservability for contents etc can be formed when applying on a metal plate or a metallic container, and a metallic container on which the coating material is applied. The coating material for metal includes thermoplastic resin particles having an average primary particle size of 10 to 800 nm obtained by cooling a solution of the thermoplastic resin. A process for preparing the coating material for metal comprises steps of (a) obtaining a solution wherein a thermoplastic resin is dissolved into an organic solvent, (b) obtaining a dispersion of particles of the thermoplastic resin having an average primary particle size of 10 to 800 nm by cooling the solution, (c) separating particles from the dispersion and (d) dispersing the separated particles in a solvent.
    Type: Grant
    Filed: August 20, 2004
    Date of Patent: July 27, 2010
    Assignee: Sakuranomiya Chemical Co., Ltd
    Inventors: Masao Yamazaki, Yoshiyuki Asai, Yoichi Kitamura, Tsuyoshi Hasegawa
  • Patent number: 7738263
    Abstract: A circuit module containing a ceramic carrier substrate to carry electronic parts, ceramic substrate pads provided on a surface of the ceramic carrier substrate, and a lid having a cavity and a bottom surface joined to the ceramic substrate pads with solder, the lid being a stepped lid having protrusions adjacent to the cavity, and dents adjacent to the cavity with the protrusions intervening therebetween, the protrusions being in contact with the ceramic carrier substrate with a prescribed distance to the ceramic substrate pads, and the dents being joined to the ceramic substrate pads with solder.
    Type: Grant
    Filed: January 17, 2008
    Date of Patent: June 15, 2010
    Assignee: Mitsubishi Electric Corporation
    Inventors: Yoichi Kitamura, Minoru Hashimoto, Tatsuya Kaneko
  • Publication number: 20100126008
    Abstract: A circuit module containing a ceramic carrier substrate to carry electronic parts, ceramic substrate pads provided on a surface of the ceramic carrier substrate, and a lid having a cavity and a bottom surface joined to the ceramic substrate pads with solder, the lid being a stepped lid having protrusions adjacent to the cavity, and dents adjacent to the cavity with the protrusions intervening therebetween, the protrusions being in contact with the ceramic carrier substrate with a prescribed distance to the ceramic substrate pads, and the dents being joined to the ceramic substrate pads with solder.
    Type: Application
    Filed: November 13, 2009
    Publication date: May 27, 2010
    Applicant: Mitsubishi Electric Corporation
    Inventors: Yoichi Kitamura, Minoru Hashimoto, Tatsuya Kaneko
  • Publication number: 20100117711
    Abstract: A two-terminal semiconductor device is formed on a semiconductor substrate. Two wiring patterns are respectively connected to terminals of the semiconductor device, and two electrode pads are respectively connected to the wiring patterns for connecting a signal input/output circuit formed on a separate substrate. Two parallel wiring patterns are respectively connected to the wiring patterns, and two reactance-circuit connection electrode pads are respectively connected to the parallel wiring patterns for electrically connecting a reactance circuit formed on the separate substrate separately from the signal input/output circuit.
    Type: Application
    Filed: November 15, 2007
    Publication date: May 13, 2010
    Applicant: Mitsubishi Electric Corporation
    Inventors: Takuya Suzuki, Kenji Kawakami, Ko Kanaya, Yoichi Kitamura
  • Publication number: 20080174983
    Abstract: A circuit module containing a ceramic carrier substrate to carry electronic parts, ceramic substrate pads provided on a surface of the ceramic carrier substrate, and a lid having a cavity and a bottom surface joined to the ceramic substrate pads with solder, the lid being a stepped lid having protrusions adjacent to the cavity, and dents adjacent to the cavity with the protrusions intervening therebetween, the protrusions being in contact with the ceramic carrier substrate with a prescribed distance to the ceramic substrate pads, and the dents being joined to the ceramic substrate pads with solder.
    Type: Application
    Filed: January 17, 2008
    Publication date: July 24, 2008
    Applicant: Mitsubishi Electric Corporation
    Inventors: Yoichi Kitamura, Minoru Hashimoto, Tatsuya Kaneko
  • Patent number: D719472
    Type: Grant
    Filed: July 12, 2013
    Date of Patent: December 16, 2014
    Assignee: Rion Co., Ltd.
    Inventors: Daisuke Sakaue, Naru Sato, Yoichi Kitamura
  • Patent number: D942201
    Type: Grant
    Filed: February 5, 2020
    Date of Patent: February 1, 2022
    Assignee: ZOJIRUSHI CORPORATION
    Inventor: Yoichi Kitamura