Patents by Inventor Yong Chil Choi
Yong Chil Choi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7176058Abstract: Disclosed are a chip scale package and a method of fabricating the chip scale package. The chip scale package comprises conductive layers with a designated depth formed on an upper and a lower surfaces of a chip, and electrode surfaces formed on the same side surfaces of the conductive layers, which are connected to corresponding connection pads of a printed circuit board. The chip scale package is miniaturized in the whole package size. Further, the method of fabricating the chip scale package does not require a wire-bonding step or a via hole forming step, thereby simplifying the fabrication process of the chip scale package and improving the reliability of the chip scale package.Type: GrantFiled: November 16, 2004Date of Patent: February 13, 2007Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Joon Ho Yoon, Yong Chil Choi, Suk Su Bae
-
Patent number: 7102283Abstract: A full-color light emitting device includes four leads and three light emitting diode chips which have different light emission wavelengths and can be individually controlled to realize emission of light beams of more diverse colors. The device has a simplified connection structure, so that it can be implemented even when a limited bonding area is provided.Type: GrantFiled: November 4, 2003Date of Patent: September 5, 2006Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Yong Chil Choi, Seung Mo Park, Kyung Taeg Han
-
Patent number: 7071570Abstract: A chip scale package has an insulating layer formed on the upper surface of a chip provided with a plurality of terminals on its one surface, a plurality of conductive layers formed on the insulating layer and spaced from each other by a designated distance so as to be connected to each of a plurality of the terminals, and a plurality of electrode surface layers formed on each of the upper surfaces of a plurality of the conductive layers.Type: GrantFiled: June 30, 2004Date of Patent: July 4, 2006Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Joon Ho Yoon, Yong Chil Choi, Suk Su Bae
-
Patent number: 6841416Abstract: A method of fabricating a chip scale package includes: preparing a wafer including a plurality of chips; forming an insulating layer on the upper surface of the wafer except in areas of two upper terminals of each chip; forming an upper conductive layer on the insulating layer so as to be connected to the upper terminals of the chips; forming a lower conductive layer on the lower surface of the wafer so as to be connected to a lower terminals of each chip; first dicing the wafer so that one side of the chip scale package is formed; forming electrode surfaces on side surfaces of the upper and the lower conductive layers which are defined by the side of the chip scale package formed in the first dicing step; dividing the upper conductive layer of each chip into two areas each connected to one of the two upper terminals; and second dicing the wafer into package units.Type: GrantFiled: December 27, 2002Date of Patent: January 11, 2005Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Joon Ho Yoon, Yong Chil Choi, Suk Su Bae
-
Publication number: 20040264184Abstract: Disclosed is a full-color light emitting device with four leads in which three light emitting diode chips thereof having different light emission wavelengths can be individually controlled to realize emission of light beams of more diverse colors, while having a simplified connection structure, so that the light emitting device can be implemented even in the case in which a limited bonding area is provided. The device includes first through third sub-lead frames respectively having first through third leads, a main lead frame having a fourth lead, and a reflecting cup formed at one end of the fourth lead, and first through third light emitting diodes (LEDs) of different light emitting wavelengths mounted on a bottom surface of the reflecting cup. Each of the LEDs has first and second electrodes of different characteristics. The first electrode of the first LED and the first electrode of the second LED are commonly electrically connected to the first lead of the first sub-lead frame.Type: ApplicationFiled: November 4, 2003Publication date: December 30, 2004Inventors: Yong Chil Choi, Seung Mo Park, Kyung Taeg Han
-
Patent number: 6815257Abstract: Disclosed are a chip scale package and a method of fabricating the chip scale package. The chip scale package comprises an insulating layer formed on the upper surface of a chip provided with a plurality of terminals on its one surface, a plurality of conductive layers formed on the insulating layer and spaced from each other by a designated distance so as to be connected to each of a plurality of the terminals, and a plurality of electrode surfaces formed on each of the upper surfaces of a plurality of the conductive layers. The chip scale package is miniaturized in the whole package size. Further, the method of fabricating the chip scale package does not require a wire-bonding step or a via hole forming step, thereby simplifying the fabrication process of the chip scale package and improving the reliability of the chip scale package.Type: GrantFiled: December 27, 2002Date of Patent: November 9, 2004Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Joon Ho Yoon, Yong Chil Choi, Suk Su Bae
-
Patent number: 6653725Abstract: A chip package includes a chip having a first surface provided with a first terminal and a second surface provided with at least one second terminal, the second surface being opposite to the first surface, a first substrate arranged on the first surface of the chip and having a first conductive via hole connected to the first terminal, a second substrate arranged on the second surface of the chip and having at least one second conductive via hole connected to the second terminal, and a resin molding part formed around the chip between the first substrate and the second substrate. And the present invention provides a chip package assembly including the chip package. Further, a method of manufacturing the chip package and an assembly including the chip package are provided. The chip package does not use a bonding wire and additional conductive lands, thereby reducing the size of the package and simplifying the manufacturing process.Type: GrantFiled: December 18, 2002Date of Patent: November 25, 2003Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Moon Bong Ahn, Chan Wang Park, Yong Chil Choi
-
Publication number: 20030174482Abstract: Disclosed are a chip scale package and a method of fabricating the chip scale package. The chip scale package comprises conductive layers with a designated depth formed on an upper and a lower surfaces of a chip, and electrode surfaces formed on the same side surfaces of the conductive layers, which are connected to corresponding connection pads of a printed circuit board. The chip scale package is miniaturized in the whole package size. Further, the method of fabricating the chip scale package does not require a wire-bonding step or a via hole forming step, thereby simplifying the fabrication process of the chip scale package and improving the reliability of the chip scale package.Type: ApplicationFiled: December 27, 2002Publication date: September 18, 2003Applicant: Samsung Electro-Mechanics Co., Ltd.Inventors: Joon Ho Yoon, Yong Chil Choi, Suk Su Bae
-
Publication number: 20030176015Abstract: Disclosed are a chip scale package and a method of fabricating the chip scale package. The chip scale package comprises a first and a second conductive layers formed on insulating layer and spaced from each other by a designated distance so as to be connected to each of two terminals, a third conductive layer formed on the second surface of the chip so as to be connected to the terminal of the second surface of the chip, and electrode surfaces formed on each of designated side surfaces of the first, the second, and the third conductive layers. The chip scale package is miniaturized in the whole package size. Further, the method of fabricating the chip scale package does not require a wire-bonding step or a via hole forming step, thereby simplifying the fabrication process of the chip scale package and improving the reliability of the chip scale package.Type: ApplicationFiled: December 27, 2002Publication date: September 18, 2003Applicant: Samsung Electro-Mechanics Co., Ltd.Inventors: Joon Ho Yoon, Yong Chil Choi, Suk Su Bae
-
Publication number: 20030173577Abstract: Disclosed are a chip scale package and a method of fabricating the chip scale package. The chip scale package comprises an insulating layer formed on the upper surface of a chip provided with a plurality of terminals on its one surface, a plurality of conductive layers formed on the insulating layer and spaced from each other by a designated distance so as to be connected to each of a plurality of the terminals, and a plurality of electrode surfaces formed on each of the upper surfaces of a plurality of the conductive layers. The chip scale package is miniaturized in the whole package size. Further, the method of fabricating the chip scale package does not require a wire-bonding step or a via hole forming step, thereby simplifying the fabrication process of the chip scale package and improving the reliability of the chip scale package.Type: ApplicationFiled: December 27, 2002Publication date: September 18, 2003Applicant: Samsung Electro-Mechanics Co., Ltd.Inventors: Joon Ho Yoon, Yong Chil Choi, Suk Su Bae
-
Publication number: 20030122230Abstract: A chip package includes a chip having a first surface provided with a first terminal and a second surface provided with at least one second terminal, the second surface being opposite to the first surface, a first substrate arranged on the first surface of the chip and having a first conductive via hole connected to the first terminal, a second substrate arranged on the second surface of the chip and having at least one second conductive via hole connected to the second terminal, and a resin molding part formed around the chip between the first substrate and the second substrate. And the present invention provides a chip package assembly including the chip package. Further, a method of manufacturing the chip package and an assembly including the chip package are provided. The chip package does not use a bonding wire and additional conductive lands, thereby reducing the size of the package and simplifying the manufacturing process.Type: ApplicationFiled: December 18, 2002Publication date: July 3, 2003Applicant: Samsung Electro-Mechanics Co., Ltd.Inventors: Moon Bong Ahn, Chan Wang Park, Yong Chil Choi