Patents by Inventor Yong Ho Kong
Yong Ho Kong has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10036770Abstract: A semiconductor device includes a plurality of test entry selection units configured to selectively activate a plurality of test entry signals in response to a test entry code, and a plurality of test operation blocks, corresponding to the respective test entry signals, each configured to be reset in response to activation of the corresponding test entry signal to perform a set test operation corresponding to a test selection code.Type: GrantFiled: October 27, 2015Date of Patent: July 31, 2018Assignee: SK Hynix Inc.Inventor: Yong-Ho Kong
-
Patent number: 9330793Abstract: A memory device includes a first memory block, a second memory block, a reception circuit configured to receiving a repair address and compression information, and a nonvolatile memory circuit including a first region for repairing the first memory block and a second region for repairing the second memory block, and configured to program the repair address in both the first region and the second region when the compression information represents high compression and program the repair address in either the first region or the second region when the compression information represents low compression.Type: GrantFiled: December 1, 2014Date of Patent: May 3, 2016Assignee: SK Hynix Inc.Inventors: Seon-Ki Cho, Yong-Ho Kong
-
Patent number: 9287007Abstract: A redundancy control circuit includes: a fail address storage unit configured to store a fail address; a shared storage unit configured to store data as to whether a value stored in the fail address storage unit corresponds to both of a first address and a second address; an address comparator configured to compare a value stored in the fail address storage unit with a first input address and a second input address, respectively; and a redundancy controller configured to control a redundancy operation in response to a value stored in the shared storage unit and comparison results of the address comparator.Type: GrantFiled: September 11, 2012Date of Patent: March 15, 2016Assignee: SK Hynix Inc.Inventor: Yong-Ho Kong
-
Publication number: 20160047854Abstract: A semiconductor device includes a plurality of test entry selection units configured to selectively activate a plurality of test entry signals in response to a test entry code, and a plurality of test operation blocks, corresponding to the respective test entry signals, each configured to be reset in response to activation of the corresponding test entry signal to perform a set test operation corresponding to a test selection code.Type: ApplicationFiled: October 27, 2015Publication date: February 18, 2016Inventor: Yong-Ho KONG
-
Patent number: 9202596Abstract: A semiconductor device includes: a plurality of fuse arrays each including a plurality of fuses; a selection block which selects one fuse array among the fuse arrays in response to values of a group of bits of a repair code; a code alignment block which aligns disposition of bits other than the group of bits of the repair code, wherein the alignment disposition is changed based on the fuse array selected in the selection block; and an operation block which controls an operation of the fuse array selected in the selection block in response to a repair command and an output code of the code alignment block.Type: GrantFiled: November 26, 2014Date of Patent: December 1, 2015Assignee: SK Hynix Inc.Inventors: Seon-Ki Cho, Yong-Ho Kong
-
Patent number: 9201111Abstract: A semiconductor device includes a plurality of test entry selection units configured to selectively activate a plurality of test entry signals in response to a test entry code, and a plurality of test operation blocks, corresponding to the respective test entry signals, each configured to be reset in response to activation of the corresponding test entry signal to perform a set test operation corresponding to a test selection code.Type: GrantFiled: December 19, 2012Date of Patent: December 1, 2015Assignee: SK Hynix Inc.Inventor: Yong-Ho Kong
-
Publication number: 20150332790Abstract: A memory device includes a first memory block, a second memory block, a reception circuit configured to receiving a repair address and compression information, and a nonvolatile memory circuit including a first region for repairing the first memory block and a second region for repairing the second memory block, and configured to program the repair address in both the first region and the second region when the compression information represents high compression and program the repair address in either the first region or the second region when the compression information represents low compression.Type: ApplicationFiled: December 1, 2014Publication date: November 19, 2015Inventors: Seon-Ki CHO, Yong-Ho KONG
-
Publication number: 20150310939Abstract: A semiconductor device includes: a plurality of fuse arrays each including a plurality of fuses; a selection block which selects one fuse array among the fuse arrays in response to values of a group of bits of a repair code; a code alignment block which aligns disposition of bits other than the group of bits of the repair code, wherein the alignment disposition is changed based on the fuse array selected in the selection block; and an operation block which controls an operation of the fuse array selected in the selection block in response to a repair command and an output code of the code alignment block.Type: ApplicationFiled: November 26, 2014Publication date: October 29, 2015Inventors: Seon-Ki CHO, Yong-Ho KONG
-
Publication number: 20140169059Abstract: A fuse repair device may include a first fuse circuit configured to store a first portion out of a failed address, a second fuse circuit configured to store a multipurpose information or a second portion of the failed address, an enable control circuit configured to provide a first enable signal to enable the second fuse unit based on a first control signal, a switch control circuit configured to provide a second enable signal to enable the second fuse unit based on a second control signal, a repair control signal generation circuit configured to compare data stored in the first fuse circuit and the second fuse circuit with an input address, and generate a repair control signal based on the first enable signal and the second enable signal, and a multipurpose control signal generation circuit configured to generate a multipurpose control signal to control operations different from a repair operation.Type: ApplicationFiled: March 18, 2013Publication date: June 19, 2014Applicant: SK HYNIX INC.Inventors: Yong-Ho KONG, Je-Yoon KIM
-
Publication number: 20140062514Abstract: A semiconductor device includes a plurality of test entry selection units configured to selectively activate a plurality of test entry signals in response to a test entry code, and a plurality of test operation blocks, corresponding to the respective test entry signals, each configured to be reset in response to activation of the corresponding test entry signal to perform a set test operation corresponding to a test selection code.Type: ApplicationFiled: December 19, 2012Publication date: March 6, 2014Applicant: SK HYNIX INC.Inventor: Yong-Ho KONG
-
Patent number: 8654597Abstract: A fail address storage circuit includes a fail address storage unit configured to store a fail address and a discrimination information storage unit configured to store information indicating whether a value stored in the fail address storage unit is a row address or column address.Type: GrantFiled: July 27, 2011Date of Patent: February 18, 2014Assignee: Hynix Semiconductor Inc.Inventor: Yong-Ho Kong
-
Publication number: 20130182517Abstract: A redundancy control circuit includes: a fail address storage unit configured to store a fail address; a shared storage unit configured to store data as to whether a value stored in the fail address storage unit corresponds to both of a first address and a second address; an address comparator configured to compare a value stored in the fail address storage unit with a first input address and a second input address, respectively; and a redundancy controller configured to control a redundancy operation in response to a value stored in the shared storage unit and comparison results of the address comparator.Type: ApplicationFiled: September 11, 2012Publication date: July 18, 2013Inventor: Yong-Ho KONG
-
Publication number: 20120155202Abstract: A fail address storage circuit includes a fail address storage unit configured to store a fail address and a discrimination information storage unit configured to store information indicating whether a value stored in the fail address storage unit is a row address or column address.Type: ApplicationFiled: July 27, 2011Publication date: June 21, 2012Inventor: Yong-Ho KONG
-
Patent number: 7864559Abstract: A semiconductor memory device and a method for operating the same can improve a refresh characteristic of the semiconductor memory device by physically writing only logic low data in memory cells, irrespective of logic level of input data, either high or low. The semiconductor memory device includes a positive word line configured to control a first memory cell connected to a positive bit line, a negative word line configured to control a second memory cell connected to a negative bit line, and a word line control circuit configured to enable one of the positive word line and the negative word line according to a logic level of data in a write operation.Type: GrantFiled: June 30, 2008Date of Patent: January 4, 2011Assignee: Hynix Semiconductor Inc.Inventor: Yong-Ho Kong
-
Patent number: 7728644Abstract: The present invention describes a skew compensation circuit that can compensate for changes in signal skew in response to changes in external environments and processes. The skew compensation circuit includes a controller for outputting a control signal according to whether an external power supply is supplied and its operation mode. The skew compensation circuit also includes a signal output unit which selects either a normal path or a skew reduction path according to the control signal and outputs an input signal through the selected path.Type: GrantFiled: September 5, 2008Date of Patent: June 1, 2010Assignee: Hynix Semiconductor Inc.Inventors: Woo Hyun Seo, Yong Ho Kong
-
Publication number: 20090262589Abstract: A semiconductor memory device and a method for operating the same can improve a refresh characteristic of the semiconductor memory device by physically writing only logic low data in memory cells, irrespective of logic level of input data, either high or low. The semiconductor memory device includes a positive word line configured to control a first memory cell connected to a positive bit line, a negative word line configured to control a second memory cell connected to a negative bit line, and a word line control circuit configured to enable one of the positive word line and the negative word line according to a logic level of data in a write operation.Type: ApplicationFiled: June 30, 2008Publication date: October 22, 2009Applicant: HYNIX SEMICONDUCTOR, INC.Inventor: Yong-Ho KONG
-
Publication number: 20090096500Abstract: The present invention describes a skew compensation circuit that can compensate for changes in signal skew in response to changes in external environments and processes. The skew compensation circuit includes a controller for outputting a control signal according to whether an external power supply is supplied and its operation mode. The skew compensation circuit also includes a signal output unit which selects either a normal path or a skew reduction path according to the control signal and outputs an input signal through the selected path.Type: ApplicationFiled: September 5, 2008Publication date: April 16, 2009Inventors: Woo Hyun SEO, Yong Ho KONG
-
Publication number: 20090027084Abstract: A rapid response push-up pull-down buffer circuit configuration is used as an output buffer of a semiconductor memory device. The buffer circuit includes a pre-driver outputting a driving signal in response to an input data. The buffer circuit also includes an output driver driving an output signal in response to the driving signal which also has a driving strength adjusted in response to a level of the output signal. Accordingly, the driving strength can be automatically controlled in response to a level of the output signal which also results in enhancing the response speed of the buffer circuit.Type: ApplicationFiled: April 28, 2008Publication date: January 29, 2009Inventor: Yong Ho KONG