Patents by Inventor Yong-Jin Yoon
Yong-Jin Yoon has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240116135Abstract: An apparatus for manufacturing a secondary battery includes: an index table configured to receive a secondary battery cell, the secondary battery cell including an electrode assembly, a can accommodating the electrode assembly, and an electrode tab between the electrode assembly and the can to electrically connect the electrode assembly to the can; a laser scanner configured to irradiate laser onto an outer surface of the can to weld the electrode tab to the can; and a controller configured to variably control the laser scanner according to an operation of the index table.Type: ApplicationFiled: August 18, 2023Publication date: April 11, 2024Inventors: Yong Gyu AN, Tae Jin YOON, Su Sang CHO, Seong Bae AN, Sang Hyun RYU, Jae Hoon ROH, Myung Jun PARK
-
Patent number: 11913064Abstract: An optical gene biosensor is disclosed. The optical gene biosensor includes a substrate; a molecular beacon anchored to the substrate, wherein the molecular beacon includes an oligonucleotide specifically binding to a target nucleic acid molecule and a first compound bound to a first terminal of the oligonucleotide; an optical marker specifically binding to the first compound, wherein the optical marker is configured to retro-reflect irradiated light; a light source for irradiating the optical marker with light; and a light-receiver for receiving light retro-reflected from the optical marker. The optical gene biosensor may perform accurate quantitative analysis of a target nucleic acid molecule using both non-spectral and spectral light sources.Type: GrantFiled: March 9, 2018Date of Patent: February 27, 2024Assignee: AJOU UNIVERSITY INDUSTRY-ACADEMIC COOPERATION FOUNDATIONInventors: Hyun-Chul Yoon, Jae-Ho Kim, Yong-Duk Han, Hyeong-Jin Chun
-
Patent number: 10637088Abstract: Various embodiments may provide a method of forming an energy conversion device. The method may include forming an electrolyte layer on the first surface of the semiconductor substrate. The method may also include forming a cavity on the second surface of the semiconductor substrate using a deep reactive ion etch. The method may further include enlarging said cavity by carrying out one or more wet etches so that the enlarged cavity is at least partially defined by a vertical arrangement comprising a first lateral cavity surface of the semiconductor substrate extending substantially along a first direction, and a second lateral cavity surface of the semiconductor substrate adjoining the first lateral cavity surface. The method may include forming a first electrode on a first surface of the electrolyte layer, and forming a second electrode on a second surface of the electrolyte layer.Type: GrantFiled: May 20, 2016Date of Patent: April 28, 2020Assignee: NANYANG TECHNOLOGICAL UNIVERSITYInventors: Pei-Chen Su, Yong Jin Yoon, Jong Dae Baek
-
Publication number: 20180159162Abstract: Various embodiments may provide a method of forming an energy conversion device. The method may include forming an electrolyte layer on the first surface of the semiconductor substrate. The method may also include forming a cavity on the second surface of the semiconductor substrate using a deep reactive ion etch. The method may further include enlarging said cavity by carrying out one or more wet etches so that the enlarged cavity is at least partially defined by a vertical arrangement comprising a first lateral cavity surface of the semiconductor substrate extending substantially along a first direction, and a second lateral cavity surface of the semiconductor substrate adjoining the first lateral cavity surface. The method may include forming a first electrode on a first surface of the electrolyte layer, and forming a second electrode on a second surface of the electrolyte layer.Type: ApplicationFiled: May 20, 2016Publication date: June 7, 2018Inventors: Pei-Chen SU, Yong Jin YOON, Jong Dae BAEK
-
Patent number: 8961937Abstract: The present invention relates to a composition for detecting beta amyloid aggregates and a composition for diagnosing beta amyloid aggregation disease, comprising a 2-styrilpyridizine-3(2H)-one derivative or its pharmaceutically acceptable salt, to a diagnostic kit for diagnosing beta amyloid aggregation disease comprising said composition and to a method for detecting beta amyloid aggregates using said compositions to provide information for beta amyloid aggregation disease diagnosis.Type: GrantFiled: March 13, 2013Date of Patent: February 24, 2015Assignee: Korea Atomic Energy Research InstituteInventors: Yong Dae Park, Jeong Hoon Park, Yong Jin Yoon, Seung Tae Yang, Min Goo Hur
-
Patent number: 8885394Abstract: A memory device includes sections arranged between a global bit line and a complementary global bit line, and having a section control unit disposed between first and second memory cell groups and connected between the global bit line and the complementary global bit line to provide a first read signal and a second read signal. A signal converter receives the first and second read signals and generates a stable controlled read signal indicative of a data value stored in the memory cell. A latch unit receives and latches the controlled read signal provided by the signal converter to generate a latched read signal.Type: GrantFiled: September 6, 2012Date of Patent: November 11, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Byung-Ho Kang, Yong Jin Yoon, Young Jae Son
-
Publication number: 20140134109Abstract: The present invention relates to a composition for detecting beta amyloid aggregates and a composition for diagnosing beta amyloid aggregation disease, comprising a 2-styrilpyridizine-3(2H)-one derivative or its pharmaceutically acceptable salt, to a diagnostic kit for diagnosing beta amyloid aggregation disease comprising said composition and to a method for detecting beta amyloid aggregates using said compositions to provide information for beta amyloid aggregation disease diagnosis.Type: ApplicationFiled: March 13, 2013Publication date: May 15, 2014Inventors: Yong Dae PARK, Jeong Hoon PARK, Yong Jin YOON, Seung Tae YANG, Min Goo HUR
-
Patent number: 8643420Abstract: An integrated circuit device includes a clock delay circuit configured to receive a clock signal and a pulse signal and to produce an output signal therefrom. The clock delay circuit is configured to transition the output signal to a first state responsive to a first state of the clock signal and to transition the output signal to a second state responsive to a first state transition of the pulse signal. The integrated circuit device further includes a pulse generator circuit configured to receive the clock signal and the output signal and to produce the pulse signal therefrom. The pulse generator circuit is configured to generate the first state transition in the pulse signal responsive to a transition of the clock signal to a second state and to generate a second state transition in the pulse signal responsive to the transition of the output signal to the second state.Type: GrantFiled: June 19, 2012Date of Patent: February 4, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Min-Su Kim, Yong-Jin Yoon, Ji-Kyum Kim
-
Patent number: 8578227Abstract: A test device for a system-on-chip includes a sequential logic circuit and a test circuit. The sequential logic circuit generates a test input signal by converting a serial input signal into a parallel format in response to a serial clock signal and a serial enable signal and generates a serial output signal by converting a test output signal into a serial format in response to the serial clock signal and the serial enable signal. The test circuit includes at least one delay unit that is separated from a logic circuit performing original functions of the system-on-chip, performs a delay test on the at least one delay unit using the test input signal in response to a system clock signal and a test enable signal, and provides the test output signal to the sequential logic circuit, where the test output signal representing a result of the delay test.Type: GrantFiled: November 12, 2010Date of Patent: November 5, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Jae Son, Yong-Jin Yoon, Uk-Rae Cho
-
Publication number: 20130083592Abstract: A memory device includes sections arranged between a global bit line and a complementary global bit line, and having a section control unit disposed between first and second memory cell groups and connected between the global bit line and the complementary global bit line to provide a first read signal and a second read signal. A signal converter receives the first and second read signals and generates a stable controlled read signal indicative of a data value stored in the memory cell. A latch unit receives and latches the controlled read signal provided by the signal converter to generate a latched read signal.Type: ApplicationFiled: September 6, 2012Publication date: April 4, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: BYUNG-HO KANG, YONG JIN YOON, YOUNG JAE SON
-
Publication number: 20120319753Abstract: An integrated circuit device includes a clock delay circuit configured to receive a clock signal and a pulse signal and to produce an output signal therefrom. The clock delay circuit is configured to transition the output signal to a first state responsive to a first state of the clock signal and to transition the output signal to a second state responsive to a first state transition of the pulse signal. The integrated circuit device further includes a pulse generator circuit configured to receive the clock signal and the output signal and to produce the pulse signal therefrom. The pulse generator circuit is configured to generate the first state transition in the pulse signal responsive to a transition of the clock signal to a second state and to generate a second state transition in the pulse signal responsive to the transition of the output signal to the second state.Type: ApplicationFiled: June 19, 2012Publication date: December 20, 2012Inventors: Min-Su Kim, Yong-Jin Yoon, Ji-Kyum Kim
-
Publication number: 20110154142Abstract: A test device for a system-on-chip includes a sequential logic circuit and a test circuit. The sequential logic circuit generates a test input signal by converting a serial input signal into a parallel format in response to a serial clock signal and a serial enable signal and generates a serial output signal by converting a test output signal into a serial format in response to the serial clock signal and the serial enable signal. The test circuit includes at least one delay unit that is separated from a logic circuit performing original functions of the system-on-chip, performs a delay test on the at least one delay unit using the test input signal in response to a system clock signal and a test enable signal, and provides the test output signal to the sequential logic circuit, where the test output signal representing a result of the delay test.Type: ApplicationFiled: November 12, 2010Publication date: June 23, 2011Inventors: Young-Jae SON, Yong-Jin YOON, Uk-Rae CHO
-
Patent number: 7586775Abstract: A nonvolatile memory device comprises a first voltage generation unit, a second voltage generation unit, a first circuit block, and a discharge unit. The first voltage generation unit generates a first voltage with a first magnitude. The second voltage generation unit generates a second voltage with a second magnitude greater than the first magnitude. The first circuit block selectively receives the first voltage or the second voltage through an input node. The discharge unit discharges the input node between a time point where the input node has been charged with the second voltage and a time point where the input node receives the first voltage.Type: GrantFiled: September 5, 2007Date of Patent: September 8, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-beom Kang, Yong-jin Yoon, Qi Wang
-
Patent number: 7400177Abstract: Provided is an amplifier circuit having a constant output swing range and a stable delay time, where the amplifier circuit includes a first bias unit, a second bias unit, a comparison unit, and an amplifier unit, and the first bias unit responds to an internal reference signal with a predetermined voltage level and maintains constant the amount of a first current, and the second bias unit receives an external reference signal, responds to a control voltage, and controls the amount of a second current to be the same as the amount of the first current, and the comparison unit compares a voltage level of a first node with a voltage level of a second node, and controls a voltage level of the control voltage according to the comparison result, and the amplifier unit compares a voltage level of an external input signal with a voltage level of the external reference signal, amplifies and outputs a voltage difference between the two compared signals, responds to the control voltage, and controls the amount of a thirdType: GrantFiled: January 26, 2007Date of Patent: July 15, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Nam-Seog Kim, Yong-Jin Yoon, Uk-Rae Cho
-
Publication number: 20080055964Abstract: A nonvolatile memory device comprises a first voltage generation unit, a second voltage generation unit, a first circuit block, and a discharge unit. The first voltage generation unit generates a first voltage with a first magnitude. The second voltage generation unit generates a second voltage with a second magnitude greater than the first magnitude. The first circuit block selectively receives the first voltage or the second voltage through an input node. The discharge unit discharges the input node between a time point where the input node has been charged with the second voltage and a time point where the input node receives the first voltage.Type: ApplicationFiled: September 5, 2007Publication date: March 6, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sang-beom KANG, Yong-jin YOON, Qi WANG
-
Patent number: 7295489Abstract: A method and circuit for sampling and writing data in a double data rate (DDR) memory device, capable of securing sufficient setup and hold margins regardless of the operation frequency. Transferring first and second sampled input data to a first path using a first path control signal. Transferring third and fourth sampled input data to a second path using a second path control signal. The first and second path control signals are one half-cycle out of phase. First to fourth data are successively sampled in synchronization with a rising or falling edge of a first external clock signal; The sampled first data is linked onto a first path and the sampled second data is linked onto a second path in response to the first path control signal (generated in synchronization with a falling edge of the external clock signal); the first data on the first path and the second data on the second path are written to the memory cells in response to a write clock signal.Type: GrantFiled: January 18, 2005Date of Patent: November 13, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Jin Yoon, Jong-Cheol Lee, Uk-Rae Cho
-
Publication number: 20070139084Abstract: Provided is an amplifier circuit having a constant output swing range and a stable delay time, where the amplifier circuit includes a first bias unit, a second bias unit, a comparison unit, and an amplifier unit, and the first bias unit responds to an internal reference signal with a predetermined voltage level and maintains constant the amount of a first current, and the second bias unit receives an external reference signal, responds to a control voltage, and controls the amount of a second current to be the same as the amount of the first current, and the comparison unit compares a voltage level of a first node with a voltage level of a second node, and controls a voltage level of the control voltage according to the comparison result, and the amplifier unit compares a voltage level of an external input signal with a voltage level of the external reference signal, amplifies and outputs a voltage difference between the two compared signals, responds to the control voltage, and controls the amount of a thirdType: ApplicationFiled: January 26, 2007Publication date: June 21, 2007Inventors: Nam-Seog KIM, Yong-Jin Yoon, Uk-Rae Cho
-
Patent number: 7187214Abstract: Provided is an amplifier circuit having a constant output swing range and a stable delay time, where the amplifier circuit includes a first bias unit, a second bias unit, a comparison unit, and an amplifier unit, and the first bias unit responds to an internal reference signal with a predetermined voltage level and maintains constant the amount of a first current, and the second bias unit receives an external reference signal, responds to a control voltage, and controls the amount of a second current to be the same as the amount of the first current, and the comparison unit compares a voltage level of a first node with a voltage level of a second node, and controls a voltage level of the control voltage according to the comparison result, and the amplifier unit compares a voltage level of an external input signal with a voltage level of the external reference signal, amplifies and outputs a voltage difference between the two compared signals, responds to the control voltage, and controls the amount of a thirdType: GrantFiled: March 3, 2005Date of Patent: March 6, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Nam-Seog Kim, Yong-Jin Yoon, Uk-Rae Cho
-
Patent number: 7154312Abstract: An apparatus for generating an internal clock signal for acquisition of accurate synchronization is provided. The apparatus including: an input buffer for buffering the external clock signal to output a first reference clock signal; a delay compensation circuit for delaying the first reference clock signal; a forward delay array; a mirror control circuit comprising a plurality of phase detectors for detecting delayed clock signals synchronized with a second reference clock signal; a backward delay array; and an output buffer to generate an internal clock signal. An internal clock signal in accurate synchronization with the reference clock signal can be generated by minimizing the delay and distortion of the reference clock signal.Type: GrantFiled: January 7, 2005Date of Patent: December 26, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Nam-Seog Kim, Yong-Jin Yoon, Uk-Rae Cho
-
Patent number: 7016257Abstract: A semiconductor memory device comprising: an array of memory cells; an address input circuit for receiving an external address in response to an address clock signal; a selecting circuit for selecting a memory cell in response to an address output from the address input circuit; a data output circuit for outputting the data read out from the selected memory cell in response to first and second data clock signals; and an internal clock generating circuit for generating the address clock signal and the first and second data clock signals in response to an external clock signal and a complementary clock signal thereof, wherein the address clock signal and the first and second data clock signals have twice the frequency (or half the period) of the external clock signal when in a test mode.Type: GrantFiled: March 1, 2004Date of Patent: March 21, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Nam-Seog Kim, Uk-Rae Cho, Yong-Jin Yoon