Patents by Inventor Yong-Kwan Lee
Yong-Kwan Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240120616Abstract: A secondary battery includes an electrode assembly having a positive electrode provided with a positive electrode tab, a separator, and a negative electrode provided with a negative electrode tab, the positive electrode, the separator, and the negative electrode being wound, the electrode assembly having a core part at a center thereof; a can configured to receive the electrode assembly therein, the negative electrode tab being connected to the can; a cap assembly coupled to an opening of the can, the positive electrode tab being connected to the cap assembly; and a reinforcing member provided on an end of the separator exposed beyond the positive electrode or the negative electrode to prevent heat of the positive electrode tab or the negative electrode tab from being transferred to the separator.Type: ApplicationFiled: April 19, 2022Publication date: April 11, 2024Applicant: LG ENERGY SOLUTION, LTD.Inventors: Soon Kwan KWON, Su Taek JUNG, Seok Hoon JANG, Hyeok JEONG, Sang Ho BAE, Byeong Kyu LEE, Seong Won CHOI, Min Wook KIM, Yong Jun LEE
-
Patent number: 11955359Abstract: The present disclosure provides a magazine supporting equipment for supporting a magazine with multiple input ports. The magazine supporting equipment comprises a contact plate, a first sidewall plate, and a second sidewall plate. The contact plate is in contact with the magazine. The first sidewall plate extends vertically from one end of the contact plate. The second sidewall plate parallel is to the first sidewall plate and extends vertically from one end to the other end of the contact plate. The first sidewall plate extends along at least a part of a first sidewall of the magazine. The second sidewall plate extends along at least a part of a second sidewall of the magazine. The first sidewall plate and the second sidewall plate include control openings through which gas flows in and out.Type: GrantFiled: March 15, 2021Date of Patent: April 9, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jun Young Oh, Seung Hwan Kim, Jong Ho Park, Yong Kwan Lee, Jong Ho Lee
-
Publication number: 20240097580Abstract: An inverter driving apparatus includes an inverter having a plurality of legs respectively corresponding to each of a plurality of phases and the control unit generating space vector modulation signals based on a phase voltage command, each of the space vector modulation signals corresponding to each of the plurality of phases, respectively, determining whether an output voltage of the inverter corresponding to at least one space vector modulation signal of the space vector modulation is in a non-linear region by determining whether each voltage of the space vector modulation signals is included in a predetermined range, generating a terminal voltage command by determining whether or not to apply an offset voltage to each of the space vector modulation signals based on the determination of the non-linear region, and controlling a turn-on state of at least one switch included in each of the plurality of legs by modulating the terminal voltage command based on pulse width modulation.Type: ApplicationFiled: November 11, 2022Publication date: March 21, 2024Applicants: Hyundai Motor Company, Kia CorporationInventors: Hyun Jae LIM, Yong Jae LEE, Young Ho CHAE, Young Kwan KO, Young Gi LEE
-
Patent number: 11934204Abstract: An autonomous driving apparatus and method, in which the autonomous driving apparatus may include a sensor unit configured to detect a surrounding object including a surrounding vehicle around an ego vehicle that autonomously travels, a memory configured to store map information, and a processor configured to control autonomous driving of the ego vehicle based on an expected driving trajectory generated based on the map information stored in the memory.Type: GrantFiled: May 12, 2020Date of Patent: March 19, 2024Assignee: Hyundai Mobis Co., Ltd.Inventors: Yong Kwan Ji, Jun Han Lee, Jeong Hee Lee
-
Publication number: 20240081001Abstract: A display device includes a display panel having a folding axis extending in a first direction; and a panel supporter disposed on a surface of the display panel. The panel supporter includes a first layer including a first base resin and first fiber yarns extending in the first direction and dispersed in the first base resin, a second layer disposed on the first layer, the second layer including a second base resin and second fiber yarns extending in a second direction intersecting the first direction and dispersed in the second base resin, and a third layer disposed on the second layer, the third layer including a third base resin and third fiber yarns extending in the first direction and dispersed in the third base resin.Type: ApplicationFiled: May 1, 2023Publication date: March 7, 2024Applicant: Samsung Display Co., LTD.Inventors: Soh Ra HAN, Yong Hyuck LEE, Hong Kwan LEE, Hyun Jun CHO, Min Ji KIM, Sung Woo EO, Eun Gil CHOI, Sang Woo HAN
-
Patent number: 11862570Abstract: There is provided a semiconductor package capable of preventing damage to an interposer to improve reliability. The semiconductor package includes a first substrate including a first insulating layer and first conductive patterns, an interposer disposed on a top surface of the first substrate and including a second insulating layer and second conductive patterns, first connecting members in contact with the top surface of the first substrate and a bottom surface of the interposer, and supporting members including solder parts, which are in contact with the top surface of the first substrate and the bottom surface of the interposer, and core parts, which are disposed in the solder parts and include a different material from the solder parts. The first connecting members electrically connect the first conductive patterns and the second conductive patterns, and the supporting members do not electrically connect the first conductive patterns and the second conductive patterns.Type: GrantFiled: August 19, 2022Date of Patent: January 2, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jung Joo Kim, Sun Chul Kim, Min Keun Kwak, Hyun Ki Kim, Hyung Gil Baek, Yong Kwan Lee
-
Patent number: 11699626Abstract: A semiconductor package includes a package substrate, at least one semiconductor chip mounted on the package substrate, and a molding member that surrounds the at least one semiconductor chip. The molding member includes fillers. Each of the fillers includes a core and a coating layer that surrounds the core. The core includes a non-electromagnetic material and the coating layer includes an electromagnetic material. The molding member includes regions respectively have different distributions of the fillers.Type: GrantFiled: June 23, 2021Date of Patent: July 11, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Jun-young Oh, Hyun-ki Kim, Sang-soo Kim, Seung-hwan Kim, Yong-kwan Lee
-
Publication number: 20230120252Abstract: A semiconductor package may include; a first substrate, a first semiconductor chip disposed on the first substrate, an interposer disposed on the first semiconductor chip, a connecter spaced apart from the first semiconductor chip in a first horizontal direction and extending between the first substrate and the interposer, wherein the connecter directly electrically connects the first substrate and the interposer, a capacitor disposed between the connecter and the first semiconductor chip, and a guide pattern including a first guide portion and an opposing second guide portion spaced apart in the first horizontal direction, wherein the first guide portion is disposed between the connecter and the capacitor, the second guide portion is disposed between the capacitor and the first semiconductor chip, and at least part of the capacitor is inserted between the first guide portion and the second guide portion.Type: ApplicationFiled: May 3, 2022Publication date: April 20, 2023Inventors: TAE HWAN KIM, HYUNG GIL BAEK, YOUNG-JA KIM, KANG GYUNE LEE, SANG-WON LEE, YONG KWAN LEE
-
Patent number: 11562965Abstract: A semiconductor package includes a first substrate, a first semiconductor chip disposed on the first substrate, a second substrate disposed on the first semiconductor chip, a second semiconductor chip disposed on the second substrate, and a mold layer disposed between the first substrate and the second substrate. The second substrate includes a recess formed at an edge, the mold layer fills the recess, and the recess protrudes concavely inward from the edge of the second substrate toward a center of the second substrate.Type: GrantFiled: December 28, 2020Date of Patent: January 24, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sun Chul Kim, Sang Soo Kim, Yong Kwan Lee, Hyun Ki Kim, Seok Geun Ahn, Jun Young Oh
-
Publication number: 20220392845Abstract: There is provided a semiconductor package capable of preventing damage to an interposer to improve reliability. The semiconductor package includes a first substrate including a first insulating layer and first conductive patterns, an interposer disposed on a top surface of the first substrate and including a second insulating layer and second conductive patterns, first connecting members in contact with the top surface of the first substrate and a bottom surface of the interposer, and supporting members including solder parts, which are in contact with the top surface of the first substrate and the bottom surface of the interposer, and core parts, which are disposed in the solder parts and include a different material from the solder parts. The first connecting members electrically connect the first conductive patterns and the second conductive patterns, and the supporting members do not electrically connect the first conductive patterns and the second conductive patterns.Type: ApplicationFiled: August 19, 2022Publication date: December 8, 2022Inventors: Jung Joo KIM, Sun Chul KIM, Min Keun KWAK, Hyun Ki KIM, Hyung Gil BAEK, Yong Kwan LEE
-
Patent number: 11450614Abstract: There is provided a semiconductor package capable of preventing damage to an interposer to improve reliability. The semiconductor package includes a first substrate including a first insulating layer and first conductive patterns, an interposer disposed on a top surface of the first substrate and including a second insulating layer and second conductive patterns, first connecting members in contact with the top surface of the first substrate and a bottom surface of the interposer, and supporting members including solder parts, which are in contact with the top surface of the first substrate and the bottom surface of the interposer, and core parts, which are disposed in the solder parts and include a different material from the solder parts. The first connecting members electrically connect the first conductive patterns and the second conductive patterns, and the supporting members do not electrically connect the first conductive patterns and the second conductive patterns.Type: GrantFiled: September 28, 2020Date of Patent: September 20, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jung Joo Kim, Sun Chul Kim, Min Keun Kwak, Hyun Ki Kim, Hyung Gil Baek, Yong Kwan Lee
-
Publication number: 20210391199Abstract: The present disclosure provides a magazine supporting equipment for supporting a magazine with multiple input ports. The magazine supporting equipment comprises a contact plate, a first sidewall plate, and a second sidewall plate. The contact plate is in contact with the magazine. The first sidewall plate extends vertically from one end of the contact plate. The second sidewall plate parallel is to the first sidewall plate and extends vertically from one end to the other end of the contact plate. The first sidewall plate extends along at least a part of a first sidewall of the magazine. The second sidewall plate extends along at least a part of a second sidewall of the magazine. The first sidewall plate and the second sidewall plate include control openings through which gas flows in and out.Type: ApplicationFiled: March 15, 2021Publication date: December 16, 2021Inventors: Jun Young OH, Seung Hwan KIM, Jong Ho PARK, Yong Kwan LEE, Jong Ho LEE
-
Publication number: 20210366834Abstract: A semiconductor package includes a first substrate, a first semiconductor chip disposed on the first substrate, a second substrate disposed on the first semiconductor chip, a second semiconductor chip disposed on the second substrate, and a mold layer disposed between the first substrate and the second substrate. The second substrate includes a recess formed at an edge, the mold layer fills the recess, and the recess protrudes concavely inward from the edge of the second substrate toward a center of the second substrate.Type: ApplicationFiled: December 28, 2020Publication date: November 25, 2021Inventors: Sun Chul Kim, Sang Soo Kim, Yong Kwan Lee, Hyun Ki Kim, Seok Geun Ahn, Jun Young Oh
-
Publication number: 20210320067Abstract: There is provided a semiconductor package capable of preventing damage to an interposer to improve reliability. The semiconductor package includes a first substrate including a first insulating layer and first conductive patterns, an interposer disposed on a top surface of the first substrate and including a second insulating layer and second conductive patterns, first connecting members in contact with the top surface of the first substrate and a bottom surface of the interposer, and supporting members including solder parts, which are in contact with the top surface of the first substrate and the bottom surface of the interposer, and core parts, which are disposed in the solder parts and include a different material from the solder parts. The first connecting members electrically connect the first conductive patterns and the second conductive patterns, and the supporting members do not electrically connect the first conductive patterns and the second conductive patterns.Type: ApplicationFiled: September 28, 2020Publication date: October 14, 2021Applicant: Samsung Electronics Co., Ltd.Inventors: Jung Joo KIM, Sun Chul KIM, Min Keun KWAK, Hyun Ki KIM, Hyung Gil BAEK, Yong Kwan LEE
-
Publication number: 20210320043Abstract: A semiconductor package includes a package substrate, at least one semiconductor chip mounted on the package substrate, and a molding member that surrounds the at least one semiconductor chip. The molding member includes fillers. Each of the fillers includes a core and a coating layer that surrounds the core. The core includes a non-electromagnetic material and the coating layer includes an electromagnetic material. The molding member includes regions respectively have different distributions of the fillers.Type: ApplicationFiled: June 23, 2021Publication date: October 14, 2021Applicant: Samsung Electronics Co., Ltd.Inventors: Jun-young OH, Hyun-ki KIM, Sang-soo KIM, Seung-hwan KIM, Yong-kwan LEE
-
Patent number: 11069588Abstract: A semiconductor package includes a package substrate, at least one semiconductor chip mounted on the package substrate, and a molding member that surrounds the at least one semiconductor chip. The molding member includes fillers. Each of the fillers includes a core and a coating layer that surrounds the core. The core includes a non-electromagnetic material and the coating layer includes an electromagnetic material. The molding member includes regions respectively have different distributions of the fillers.Type: GrantFiled: March 19, 2019Date of Patent: July 20, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Jun-young Oh, Hyun-ki Kim, Sang-soo Kim, Seung-hwan Kim, Yong-kwan Lee
-
Patent number: 10756075Abstract: A semiconductor device package-on-package (PoP) includes a first package, a second package, an interposer, a first molding layer, and a second molding layer. The first package includes a first substrate and a first semiconductor chip on the first substrate. The second package is disposed on the first package and includes a second substrate and a second semiconductor chip on the second substrate. The interposer is disposed between the first package and the second package and connects the first package and the second package. A first molding layer fills a space between the first package and the interposer. A second molding layer covers an upper surface of the interposer.Type: GrantFiled: October 22, 2018Date of Patent: August 25, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Min Gi Hong, Yong Kwan Lee
-
Patent number: 10607905Abstract: A semiconductor package includes a package substrate including at least one through-hole in a chip mounting region, a plurality of wiring patterns at a top surface of the package substrate. The wiring patterns include respective extension portions and respective landing pads. At least some of the landing pads obliquely extend toward the through-hole. Conductive bumps are formed on corresponding landing pads to connect to a semiconductor chip mounted on the chip mounting region of the package substrate. A molding material extends between the top surface of the package substrate and the semiconductor chip and fills the through-hole.Type: GrantFiled: June 14, 2019Date of Patent: March 31, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Baek Ki, Tark-Hyun Ko, Kun-Dae Yeom, Yong-Kwan Lee, Keun-Ho Jang
-
Publication number: 20200043820Abstract: A semiconductor package includes a package substrate, at least one semiconductor chip mounted on the package substrate, and a molding member that surrounds the at least one semiconductor chip. The molding member includes fillers. Each of the fillers includes a core and a coating layer that surrounds the core. The core includes a non-electromagnetic material and the coating layer includes an electromagnetic material. The molding member includes regions respectively have different distributions of the fillers.Type: ApplicationFiled: March 19, 2019Publication date: February 6, 2020Applicant: Samsung Electronics Co., Ltd.Inventors: Jun-young OH, Hyun-ki KIM, Sang-soo KIM, Seung-hwan KIM, Yong-kwan LEE
-
Publication number: 20190363073Abstract: A semiconductor device package-on-package (PoP) includes a first package, a second package, an interposer, a first molding layer, and a second molding layer. The first package includes a first substrate and a first semiconductor chip on the first substrate. The second package is disposed on the first package and includes a second substrate and a second semiconductor chip on the second substrate. The interposer is disposed between the first package and the second package and connects the first package and the second package. A first molding layer fills a space between the first package and the interposer. A second molding layer covers an upper surface of the interposer.Type: ApplicationFiled: October 22, 2018Publication date: November 28, 2019Inventors: Min Gi HONG, Yong Kwan LEE