Patents by Inventor Yoshihide Kai
Yoshihide Kai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10338617Abstract: A buffer stage includes a first transistor having a control terminal connected to an output terminal of an operational amplifier and a second transistor connected in series to a main energization path of the first transistor. An overcurrent controlling circuit is configured to apply an output voltage of the operational amplifier to the control terminal of the first transistor and allow a normal operation of the first transistor when an energization current of a main energization path of an output transistor detected by an overcurrent detection transistor is less than a predetermined value, and is configured to control the output voltage of the operational amplifier to a predetermined control voltage according to a current flowing in a main energization path of the overcurrent detection transistor when the energization current of the main energization path of the output transistor is equal to or greater than the predetermined value.Type: GrantFiled: September 13, 2016Date of Patent: July 2, 2019Assignee: DENSO CORPORATIONInventors: Yuu Fujimoto, Yoshihide Kai
-
Publication number: 20190050011Abstract: A buffer stage includes a first transistor having a control terminal connected to an output terminal of an operational amplifier and a second transistor connected in series to a main energization path of the first transistor. An overcurrent controlling circuit is configured to apply an output voltage of the operational amplifier to the control terminal of the first transistor and allow a normal operation of the first transistor when an energization current of a main energization path of an output transistor detected by an overcurrent detection transistor is less than a predetermined value, and is configured to control the output voltage of the operational amplifier to a predetermined control voltage according to a current flowing in a main energization path of the overcurrent detection transistor when the energization current of the main energization path of the output transistor is equal to or greater than the predetermined value.Type: ApplicationFiled: September 13, 2016Publication date: February 14, 2019Inventors: Yuu FUJIMOTO, Yoshihide KAI
-
Patent number: 10049715Abstract: A semiconductor storage device includes a memory cell, a switch, a source driver, a drain driver, a voltage measurement circuit and a control electrode driver. The memory cell has a control electrode, a floating electrode, a source and a drain. In a writing to the memory cell, the voltage measurement circuit measures a voltage generated between the control electrode and the source when the switch is in an on state connecting the control electrode and the drain and a predetermined current flows from the current source to the memory cell, and the control electrode driver applies to the control electrode a voltage that is controlled based on the voltage measured by the voltage measurement circuit.Type: GrantFiled: August 1, 2016Date of Patent: August 14, 2018Assignee: DENSO CORPORATIONInventor: Yoshihide Kai
-
Publication number: 20180108395Abstract: A semiconductor storage device includes a memory cell, a switch, a source driver, a drain driver, a voltage measurement circuit and a control electrode driver. The memory cell has a control electrode, a floating electrode, a source and a drain. In a writing to the memory cell, the voltage measurement circuit measures a voltage generated between the control electrode and the source when the switch is in an on state connecting the control electrode and the drain and a predetermined current flows from the current source to the memory cell, and the control electrode driver applies to the control electrode a voltage that is controlled based on the voltage measured by the voltage measurement circuit.Type: ApplicationFiled: August 1, 2016Publication date: April 19, 2018Inventor: Yoshihide KAI
-
Patent number: 6611468Abstract: In a non-volatile semiconductor memory device, a constant current circuit is arranged in parallel with an NMOS diode converting a detected current on the array cell side to a voltage, and a constant current circuit is arranged in parallel with an NMOS diode converting a detected current on the reference cell side to a voltage. Constant current circuits supply an offset current. Thus, a difference between two input voltages of a differential amplifier increases.Type: GrantFiled: August 20, 2001Date of Patent: August 26, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Isao Nojiri, Atsushi Ohba, Yoshihide Kai
-
Patent number: 6504761Abstract: In the non-volatile semiconductor memory device, for a current mirror for reading out data of a memory cell, a diode-connected transistor and a cut transistor are provided. The diode-connected transistor makes a precharged voltage level lower than a power supply voltage level. The cut transistor reduces current consumption.Type: GrantFiled: August 20, 2001Date of Patent: January 7, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Yoshihide Kai, Atsushi Ohba, Isao Nojiri
-
Patent number: 6496409Abstract: The invention provides a semiconductor memory capable of realizing an efficient use of a memory area and reducing manufacturing costs. A memory has a memory cell array comprising a matrix of cells for electrically storing data. The memory cell array is divided into a plurality of block areas. Each block area is set to a four-valued area for recording the data as four-valued data or a binary area for recording the data as binary data. On an access to a memory cell (writing or reading of the data), a word line voltage for writing or a sense amplifier for reading is switched in accordance with whether the data to be accessed is the binary data or the four-valued data.Type: GrantFiled: July 20, 2000Date of Patent: December 17, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shinichi Kobayashi, Yoshihide Kai
-
Patent number: 6473343Abstract: A signal amplification circuit according to the present invention includes a current comparison part for generating a voltage in accordance with the difference between the reference current and the memory cell current at the first node and an output level setting part for generating an output signal,at the second node. The output level setting part has the first transistor for supplying a constant current in accordance with the control voltage from the power supply node to the second node and the second transistor for allowing the current in accordance with the voltage of the node to flow from the second node to the ground node. The current which flows through the second transistor is designed to be in balance with the constant current under the condition where the reference current and the memory cell current are in balance.Type: GrantFiled: July 23, 2001Date of Patent: October 29, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Atsushi Ohba, Isao Nojiri, Yoshihide Kai
-
Publication number: 20020118576Abstract: A signal amplification circuit according to the present invention includes a current comparison part for generating a voltage in accordance with the difference between the reference current and the memory cell current at the first node and an output level setting part for generating an output signal at the second node. The output level setting part has the first transistor for supplying a constant current in accordance with the control voltage from the power supply node to the second node and the second transistor for allowing the current in accordance with the voltage of the node to flow from the second node to the ground node. The current which flows through the second transistor is designed to be in balance with the constant current under the condition where the reference current and the memory cell current are in balance.Type: ApplicationFiled: July 23, 2001Publication date: August 29, 2002Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventors: Atsushi Ohba, Isao Nojiri, Yoshihide Kai
-
Publication number: 20020110021Abstract: In the non-volatile semiconductor memory device, for a current mirror for reading out data of a memory cell, a diode-connected transistor and a cut transistor are provided. The diode-connected transistor makes a precharged voltage level lower than a power supply voltage level. The cut transistor reduces current consumption.Type: ApplicationFiled: August 20, 2001Publication date: August 15, 2002Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Yoshihide Kai, Atsushi Ohba, Isao Nojiri
-
Publication number: 20020101775Abstract: In a non-volatile semiconductor memory device, a constant current circuit is arranged in parallel with an NMOS diode converting a detected current on the array cell side to a voltage, and a constant current circuit is arranged in parallel with an NMOS diode converting a detected current on the reference cell side to a voltage. Constant current circuits supply an offset current. Thus, a difference between two input voltages of a differential amplifier increases.Type: ApplicationFiled: August 20, 2001Publication date: August 1, 2002Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventors: Isao Nojiri, Atsushi Ohba, Yoshihide Kai
-
Publication number: 20020057595Abstract: The invention provides a semiconductor memory capable of realizing an efficient use of a memory area and reducing manufacturing costs. A memory has a memory cell array comprising a matrix of cells for electrically storing data. The memory cell array is divided into a plurality of block areas. Each block area is set to a four-valued area for recording the data as four-valued data or a binary area for recording the data as binary data. On an access to a memory cell (writing or reading of the data), a word line voltage for writing or a sense amplifier for reading is switched in accordance with whether the data to be accessed is the binary data or the four-valued data.Type: ApplicationFiled: July 20, 2000Publication date: May 16, 2002Inventors: Shinichi Kobayashi, Yoshihide Kai
-
Patent number: 6327211Abstract: In an inverter, each source of first to third P-channel MOS transistors is connected to a line of a source potential, a drain of the first P-channel MOS transistor is connected to an output node, each of first and second fuses is connected between each drain of the second and third P-channel MOS transistors and the output node, an N-channel MOS transistor is connected between the output node and a ground potential line, and each gate of these four MOS transistors is connected to an input node. At least one of the first and second fuses is blown out, and thereby, it is possible to reduce a threshold potential voltage of the inverter.Type: GrantFiled: January 26, 2001Date of Patent: December 4, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Yoshihide Kai, Kazuo Kobayashi
-
Patent number: 5481677Abstract: A data transfer system has an address bus and a data bus, each divided into two parts by a bus switch. A microprocessor and program memory are connected to the first parts of the address and data buses. A data memory, data transfer controller, and input/output devices are connected to the second parts of tile address and data buses. While the microprocessor is fetching an instruction from the program memory, the bus switches disconnect the two parts of the buses, enabling the data transfer controller to transfer data directly between the data memory and input/output devices. At other times the bus switches connect the two parts of the buses, enabling the microprocessor to access the data memory and Input/output devices.Type: GrantFiled: September 3, 1992Date of Patent: January 2, 1996Assignees: Oki Electric Industry Co., Ltd., Nippon Telegraph And Telephone CorporationInventors: Yoshihide Kai, Hiroya Tanigawa, Toshihiko Wakahara