Patents by Inventor Yoshihide Komatsu
Yoshihide Komatsu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20120008713Abstract: A data transmitter having a parallel-to-serial conversion function is supplied with a clock by a PLL circuit unit. In the PLL circuit unit, a first multiphase clock supplied to a first parallel-to-serial conversion circuit is generated and output by a multiphase VCO circuit, while a second multiphase clock supplied to a second parallel-to-serial conversion circuit is generated and output by a multiphase clock generator. The multiphase clock generator generates the second multiphase clock based on the clock output from the multiphase VCO circuit.Type: ApplicationFiled: September 23, 2011Publication date: January 12, 2012Applicant: PANASONIC CORPORATIONInventors: Tsuyoshi EBUCHI, Yoshihide Komatsu
-
Publication number: 20110280322Abstract: A data transmission system comprises: a pair of transmission lines connecting a plurality of apparatuses; a bridge termination resistor connected between the transmission lines and having a resistance value matching a differential impedance of the transmission lines; a first switch connecting the bridge termination resistor to the transmission lines when being turned on, and disconnecting the bridge termination resistor from the transmission lines when being turned off; pull-up/down resistors connected between the transmission lines and a fixed voltage node, and having resistance values respectively matching characteristic impedances of the transmission lines, the fixed voltage node being a power supply or a ground; and second switches connecting the pull-up/down resistors between the transmission lines and the fixed voltage node when being turned on, and disconnecting the pull-up/down resistors from the transmission lines when being turned off.Type: ApplicationFiled: October 13, 2010Publication date: November 17, 2011Inventors: Hiroshi Suenaga, Osamu Shibata, Yoshiyuki Saito, Kohei Masuda, Yoshihide Komatsu, Masashi Suzuki
-
Publication number: 20110268198Abstract: In a communications system for differential signals, a driver circuit is connected to a receiver circuit by a pair of differential signal lines. When data is not being transmitted, the differential signal lines are maintained at a predetermined electric potential, and when data is to be transferred, a differential signal is output at predetermined electric potentials. The receiver circuit switches between a power-down state and a normal state when detecting states of the electric potentials of the differential signal lines.Type: ApplicationFiled: November 1, 2010Publication date: November 3, 2011Inventors: Shinichiro Nishioka, Yoshihide Komatsu, Hiroshi Suenaga, Kohei Masuda
-
Publication number: 20110261818Abstract: When a packet received from a ring network is addressed to a device on a local network established under a transmission apparatus, then that transmission apparatus detects whether a memory device installed therein is in the memory full state. If the memory device is determined to be in the memory full state, then the transmission apparatus sends the packet, which was received from the ring network, back to the ring network. Subsequently, when the memory device recovers from the memory full state, the transmission apparatus sends the packet to the specified device in the local network.Type: ApplicationFiled: March 28, 2011Publication date: October 27, 2011Applicant: FUJITSU LIMITEDInventor: Yoshihide Komatsu
-
Patent number: 8035424Abstract: An AC-coupled interface circuit on a semiconductor integrated circuit apparatus performing a bidirectional data transfer via a differential transmission line includes a differential driver, a differential receiver and a potential setting section. The differential driver includes a pair of output terminals connected to a pair of signal lines. The differential receiver includes a pair of input terminals connected to the pair of signal lines. In a data transmission operation, the differential driver converts transmit data to a differential signal to output the differential signal. In a data reception operation, the differential receiver receives a differential signal transferred to the pair of signal lines and converts the differential signal to receive data. The potential setting section sets a potential of the pair of signal lines to a predetermined stable potential before the differential signal is transferred to the pair of signal lines.Type: GrantFiled: July 23, 2007Date of Patent: October 11, 2011Assignee: Panasonic CorporationInventors: Yoshihide Komatsu, Tsuyoshi Ebuchi, Satoshi Hori, Takashi Hirata, Junji Nakatsuka
-
Publication number: 20110241432Abstract: To aim to provide an interface circuit that supports both a single-ended method and a differential method as a transmission method, and one of pairs of input terminals for a differential signal is shared to input/output a single-ended signal. A differential signal receiving circuit that receives a differential signal input through the pair of shared terminals is activated when a differential signal is input to a pair of dedicated input terminals for a differential signal, which is different from the pair of shared terminals. After the differential signal receiving circuit is activated, the active state is maintained by a built-in controller.Type: ApplicationFiled: November 1, 2010Publication date: October 6, 2011Inventors: Shinichiro Nishioka, Yoshihide Komatsu, Hiroshi Suenaga, Kohei Masuda
-
Patent number: 7986175Abstract: A calibration circuit (19) adjusts at least one of one of a charging current of a charge pump circuit (12) and a capacitance value of a filter capacitor in a loop filter circuit (13) and a gain of a voltage controlled oscillator (14), depending on a frequency of a reference clock signal input to a calibration circuit (10).Type: GrantFiled: March 18, 2008Date of Patent: July 26, 2011Assignee: Panasonic CorporationInventors: Tsuyoshi Ebuchi, Yoshihide Komatsu, Michiyo Yamamoto
-
Publication number: 20110164693Abstract: An interface circuit including an LSI (10) in a host device (1), and an LSI (20) in a sub device (2), respectively. The LSI (10) generates a first transmission clock signal (TC1) and a first reception clock signal (RC1) separately in accordance with a first reference clock signal (RFC1). The LSI (10) also generates a second reference clock signal (RFC2) for a sub device (2). The reference clock signal (RFC2) is converted into a differential clock signal, and then transmitted to the sub device (2). An LSI (20) of the sub device (2) generates a second transmission clock signal (TC2) and a second reception clock signal (RC2) separately in accordance with a third reference clock signal (RFC3) converted from the differential clock signal.Type: ApplicationFiled: March 14, 2011Publication date: July 7, 2011Applicant: PANASONIC CORPORATIONInventors: Yoshihide KOMATSU, Tsuyoshi Ebuchi, Yukio Arima, Toru Iwata
-
Publication number: 20100321069Abstract: A differential driver (101) includes a pair of output terminals connected to a pair of signal lines (102A and 102B), wherein in a data transmission operation, the differential driver (101) converts transmit data (TXD) to a differential signal to output the differential signal. A differential receiver includes a pair of input terminals connected to the pair of signal lines (102A and 102B), wherein in a data reception operation, the differential receiver receives a differential signal transferred to the pair of signal lines and converts the differential signal to receive data (RXD). A potential setting section (106) sets a potential of the pair of signal lines to a predetermined stable potential before the differential signal is transferred to the pair of signal lines (102A and 102B).Type: ApplicationFiled: July 23, 2007Publication date: December 23, 2010Inventors: Yoshihide Komatsu, Tsuyoshi Ebuchi, Satoshi Hori, Takashi Hirata, Junji Nakatsuka
-
Publication number: 20100127739Abstract: A calibration circuit (19) adjusts at least one of one of a charging current of a charge pump circuit (12) and a capacitance value of a filter capacitor in a loop filter circuit (13) and a gain of a voltage controlled oscillator (14), depending on a frequency of a reference clock signal input to a calibration circuit (10).Type: ApplicationFiled: March 18, 2008Publication date: May 27, 2010Inventors: Tsuyoshi Ebuchi, Yoshihide Komatsu, Michiyo Yamamoto
-
Patent number: 7298130Abstract: A circuit for detecting whether an intermittent clock waveform signal of 50 MHz is received or not includes an offset receiver, a charge pump, a capacitor and a hysteresis comparator. A circuit for detecting whether a random data waveform signal of 500 MHz is received or not includes an offset-less receiver, a transition counter, a delay circuit and an AND circuit. An OR circuit outputs as a signal detection signal a signal indicating the OR operation result of respective outputs of the hysteresis comparator and the AND circuit.Type: GrantFiled: May 15, 2002Date of Patent: November 20, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yoshihide Komatsu, Takefumi Yoshikawa
-
Patent number: 7281151Abstract: In data communication apparatus for communicating with another data communication apparatus via cables, when a power supply voltage applied to the data communication apparatus drops and the application of the power supply voltage is stopped, a power-supply-voltage-drop detecting circuit immediately detects the drop in the power supply voltage, thereby detecting the stop of application of the power supply voltage. When the stop of the power supply is detected, a stop signal outputting circuit outputs a communication stop signal to said another data communication apparatus. Accordingly, when power supply is stopped in one of the two pieces of data communication apparatus, it is possible to prevent a malfunction from occurring in the other data communication apparatus.Type: GrantFiled: November 19, 2003Date of Patent: October 9, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Makoto Miyake, Yoshihide Komatsu
-
Patent number: 7020817Abstract: The delay characteristic of a chip under test on which a function test is performed first is detected by performing an edge search for stabilizing the test without awaiting the delay characteristic to be stabilized and the result of detection is stored in a memory. By using the delay characteristic stored in the memory, the function test is performed repeatedly on the chip under test till NG (FAIL) occurs. When NG occurs, the function test is performed repeatedly till the NG count of the chip under test reaches a first specified number. If the NG count exceeds the first specified number, the foregoing process is repeated starting from the edge search. If the NG count reaches a second specified number, the chip under test is determined to be defective and the test is ended.Type: GrantFiled: June 3, 2002Date of Patent: March 28, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Yoshihide Komatsu
-
Patent number: 7007212Abstract: The present invention provides a transmission device, a reception device, a test circuit and a test method, which enable internal parts of the circuit to operate at high speed, while performing inputting/outputting to/from a tester at low speed. The test circuit comprises a PLL 111 which divides the frequency of a test clock input from the tester to generate a PLL clock CKp1, a FIFO 113 which stores input data input from the tester on the test clock and outputs the data on the PLL clock CKp1, an encoder 114 which distributes bits of the input data, a driver 115 which transmits the output signal from the encoder 114 to the outside, a PLL 121 which divides the frequency of the test clock to generate a PLL clock CKp2, a decoder 124 which arranges the bits of the signal received by a receiver 123.Type: GrantFiled: March 13, 2003Date of Patent: February 28, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yoshihide Komatsu, Toru Iwata
-
Patent number: 6977525Abstract: A current driver circuit has a current driver and a current compensation circuit. The current driver has a current source transistor connected to a power source potential level, while it is coupled to a pair of transmission lines. The current compensation circuit is coupled to the output side of the current source transistor for the compensation of an output current from the current driver in response to a common mode potential of the pair of transmission lines.Type: GrantFiled: November 6, 2003Date of Patent: December 20, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Yoshihide Komatsu
-
Publication number: 20050201375Abstract: An uninterruptible transfer can be realized during a line failure in a transmission system performing a packet transmission between transmitting apparatuses connected via a plurality of lines. In a method for realizing the uninterruptible transfer, test packets including information of the number of packets received from the transmitting apparatus of a destination are periodically sent to the transmitting apparatus of a source. The transmitting apparatus of the source compares the received information of the number of packets included in the received test packets with the number of packets sent out to the transmitting apparatus of the destination via one line. When the comparison shows a disagreement between the number of the received packets and the number of the sent-out packets, packets corresponding to the disagreement are resent to the transmitting apparatus of the destination via another line.Type: ApplicationFiled: May 5, 2005Publication date: September 15, 2005Inventors: Yoshihide Komatsu, Hirofumi Yagawa, Kazuya Ryu, Kazuaki Yoshida, Toshinobu Tsunematsu
-
Patent number: 6919652Abstract: A network apparatus is provided, which allows another network apparatus to recognize the disconnection with reliability, if a power supply to the network apparatus is interrupted. A control unit operating with a first power supply outputs a first signal, which is level-converted and supplied as a second signal to an intermediate potential supply unit operating with a second power supply. In the intermediate potential supply unit, a switch receives a reset signal as a switch signal and outputs, when the power supply is interrupted, a ground potential to a driver instead of the second signal. As a result, an intermediate potential supplied to a cable is forcibly set to the ground potential.Type: GrantFiled: January 4, 2002Date of Patent: July 19, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Satoshi Takahashi, Takashi Hirata, Hironori Akamatsu, Yoshihide Komatsu, Koichi Sugimoto
-
Publication number: 20040169526Abstract: A current driver circuit has a current driver and a current compensation circuit. The current driver has a current source transistor connected to a power source potential level, while it is coupled to a pair of transmission lines. The current compensation circuit is coupled to the output side of the current source transistor for the compensation of an output current from the current driver in response to a common mode potential of the pair of transmission lines.Type: ApplicationFiled: November 6, 2003Publication date: September 2, 2004Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventor: Yoshihide Komatsu
-
Publication number: 20040153680Abstract: In data communication apparatus for communicating with another data communication apparatus via cables, when a power supply voltage applied to the data communication apparatus drops and the application of the power supply voltage is stopped, a power-supply-voltage-drop detecting circuit immediately detects the drop in the power supply voltage, thereby detecting the stop of application of the power supply voltage. When the stop of the power supply is detected, a stop signal outputting circuit outputs a communication stop signal to said another data communication apparatus. Accordingly, when power supply is stopped in one of the two pieces of data communication apparatus, it is possible to prevent a malfunction from occurring in the other data communication apparatus.Type: ApplicationFiled: November 19, 2003Publication date: August 5, 2004Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Makoto Miyake, Yoshihide Komatsu
-
Patent number: 6633588Abstract: First and second nodes are coupled together by a bus. The first node includes a detecting circuit for detecting the maximum data transfer capability of a connected node, at least two receiving circuits for receiving data from the bus, and a controlling circuit for selecting, based on an output signal from the detecting circuit and for optimizing the configuration of a receiving unit so as to bring the other of the receiving circuits to a stop. The second node includes a transmitting circuit for transmitting data to the bus and a notifying circuit for notifying the first node of its own maximum transfer capability.Type: GrantFiled: October 1, 1999Date of Patent: October 14, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Tadahiro Yoshida, Hiroyuki Yamauchi, Hironori Akamatsu, Satoshi Takahashi, Yutaka Terada, Yukio Arima, Takashi Hirata, Yoshihide Komatsu