Patents by Inventor Yoshiji Ota

Yoshiji Ota has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 5329479
    Abstract: A dynamic semiconductor memory includes a pair of complementary bit lines with a significant difference in load capacitance, storage capacitors and a pair of transistors for specifying one of the storage capacitors. One end of each storage capacitor is connected to one of the bit lines through one of the transistors and the other end is connected to the other bit line through the other transistor.
    Type: Grant
    Filed: February 8, 1988
    Date of Patent: July 12, 1994
    Assignee: Sharp Kabushiki Kaisha
    Inventors: Yoshiji Ota, Toshio Mimoto
  • Patent number: 5185722
    Abstract: A semiconductor memory device has an array of examined memory cells, and reference memory cells in a column. The examined memory cells in each column and the reference memory cells are connected with respective pairs of complementary bit lines connected with sense amplifiers. Each reference memory cell and the examined memory cells in each row are connected with corresponding word lines. The device also has a line data memory circuit, a bit line select circuit and a plurality of output evaluation circuits connected with the bit line pairs for the examined memory cells. In a test mode, identical data is simultaneously written to the reference and examined memory cells connected with each word line. The line data memory circuit outputs data from the reference memory cell as expected data, in response to which, the bit line select circuit selects one of the bit lines for each of the examined memory cells when the expected data is LOW, and the other of the bit lines when the expected data is HIGH.
    Type: Grant
    Filed: November 21, 1990
    Date of Patent: February 9, 1993
    Assignee: Sharp Kabushiki Kaisha
    Inventors: Yoshiji Ota, Kazuaki Ochiai
  • Patent number: 5060189
    Abstract: A semiconductor device such as a memory device has many sets of complementary data lines disposed parallel to one another. Mutually complementary lines are crossed with respect to each other nearly at the center such that their inter-line capacitances with a neighboring line are nearly equal. Crosstalks between either of the complementary word lines and such a neighboring line can be thereby reduced.
    Type: Grant
    Filed: December 12, 1990
    Date of Patent: October 22, 1991
    Assignee: Sharp Kabushiki Kaisha
    Inventor: Yoshiji Ota
  • Patent number: 4792922
    Abstract: A dynamic semiconductor memory comprises complementary bit lines for input and output of information, storage capacitors for storing information, and devices for specifying selected storage capacitors, each of the storage capacitors having one end connected to one end of the complementary bit lines and the other end to the other end of the complementary bit lines through one of the specifying devices to form a memory cell structure.
    Type: Grant
    Filed: July 24, 1987
    Date of Patent: December 20, 1988
    Assignee: Sharp Kabushiki Kaisha
    Inventors: Toshio Mimoto, Yoshiji Ota
  • Patent number: 4715015
    Abstract: A dynamic semiconductor memory comprising memory cells each including a pair of complementary bit lines, a storage capacitor and a device for selecting that capacitor. The memory further comprises a sense amplifier and a control device, and a greater differential voltage can be obtained from these bit lines by varying the ratio of their floating capacitance. Thus, the conventional requirement for balancing the complementary bit lines is eliminated and the lines can be formed in a multi-layer structure. This contributes significantly to making the memory cell areas smaller.
    Type: Grant
    Filed: May 29, 1985
    Date of Patent: December 22, 1987
    Assignee: Sharp Kabushiki Kaisha
    Inventors: Toshio Mimoto, Yoshiji Ota