Patents by Inventor Yoshikazu Iwami
Yoshikazu Iwami has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8910007Abstract: An error check apparatus including, a packet protocol error check processing circuit configure to detect a protocol error of a packet, a retry control circuit configured to receive the protocol error of the packet from the packet protocol error check processing circuit, and to perform request for retry for data of the packet if the received protocol error has not been detected from a packet retransmitted by retry request, and an error notification circuit configured to notify of the protocol error of the packet to a processing unit in a higher-level layer if the protocol error is not a first protocol error for the packet.Type: GrantFiled: September 2, 2011Date of Patent: December 9, 2014Assignee: Fujitsu LimitedInventors: Takayuki Kinoshita, Hidekazu Osano, Yoshikazu Iwami, Makoto Hataida
-
Patent number: 8837505Abstract: An arbitration method includes a first process to perform a path control to transfer data from physically plural input ports logically having plural virtual channels to an arbitrary one of the plural output ports, wherein only one channel is selectable at one input port at an arbitrary point in time, by performing an arbitration among the channels of each of the plural input ports according to an arbitrary arbitration algorithm other than a time-division algorithm, and a second process to perform an arbitration among the plural input ports according to the arbitrary arbitration algorithm. The arbitrary arbitration algorithm used in the first and second processes is switched to the time-division algorithm for a predetermined time in response to a trigger.Type: GrantFiled: September 16, 2011Date of Patent: September 16, 2014Assignee: Fujitsu LimitedInventors: Makoto Hataida, Toshikazu Ueki, Takayuki Kinoshita, Yoshikazu Iwami, Hidekazu Osano
-
Patent number: 8667346Abstract: A debug system scans a scan memory element group having a plurality of scan memory elements which are connected in series in a semiconductor integrated circuit device and collects data in the scan memory element group. The semiconductor integrated circuit device has an end code register which is provided between an input terminal and an input side of the scan memory element group and holds an end code, a start code register which is provided between an output terminal and an output side of the scan memory element group and holds a start code, and a scan control circuit which controls shift operations of the scan memory element group, the end code register and the start code register, and outputs scan data to the output terminal.Type: GrantFiled: January 24, 2013Date of Patent: March 4, 2014Assignee: Fujitsu LimitedInventors: Yoshikazu Iwami, Hideyuki Sakamaki
-
Publication number: 20140025966Abstract: An information processing system including: a plurality of information processing apparatuses including a system board provided with an integrated circuit and a power-supply circuit that supplies electricity to the integrated circuit; and a system management apparatus that transmits a power-on instruction to the plurality of information processing apparatuses, wherein the integrated circuits of the plurality of information processing apparatuses each include a plurality of power-supply domains, and, upon receipt of the power-on instruction, the integrated circuits instruct the power-supply circuit to adjust a voltage and supply electricity sequentially to the plurality of power-supply domains.Type: ApplicationFiled: September 24, 2013Publication date: January 23, 2014Applicant: FUJITSU LIMITEDInventors: Yoshikazu IWAMI, Akira OKAMOTO
-
INFORMATION TRANSFER DEVICE AND INFORMATION TRANSFER METHOD PERFORMED BY INFORMATION TRANSFER DEVICE
Publication number: 20130297837Abstract: An information transfer device includes a storing unit. The information transfer device includes an acquiring unit that acquires information requested by a send request or a re-send request from the storage device. The information transfer device includes a sending unit that sends the information acquired by the acquiring unit to the information processing apparatus. The information transfer device includes a retaining unit that stores the information acquired by the acquiring unit after a predetermined time period has elapsed to the storing unit. The sending unit sends the information stored in the storing unit to the information processing apparatus when the acquiring unit has not acquired the information requested by the re-send request from the storage device within the predetermined time period after the re-send request was received.Type: ApplicationFiled: July 3, 2013Publication date: November 7, 2013Inventors: SEIJI SATTA, AKIRA OKAMOTO, YOSHIKAZU IWAMI -
Patent number: 8539127Abstract: A linkup state generating method for generating a state in which linkup is completed in first and second information processing apparatuses, the first and second information processing apparatuses each including a linkup function of, with parameter exchange, comparing parameters included in the first and second information processing apparatuses and adjusting specifications of the parameters so that the specifications of the parameters match each other, the linkup state generating method including setting, from the outside, a parameter in the first information processing apparatus so that a specification of the parameter included in the first information processing apparatus matches a specification of a parameter included in the second information processing apparatus, and sending, from the first information processing apparatus, a signal received from the second information processing apparatus to the second information processing apparatus in a manner that the second information processing apparatus recogniType: GrantFiled: December 3, 2009Date of Patent: September 17, 2013Assignee: Fujitsu LimitedInventors: Yoshikazu Iwami, Hidekazu Osano, Takayuki Kinoshita
-
Publication number: 20130232372Abstract: An integrated circuit includes a data signal reception unit that receives a data signal transmitted from a transmission circuit, a timing signal reception unit that receives a timing signal transmitted from the transmission circuit and indicating a reading timing of the data signal, a timing adjustment unit that adjusts an output timing of the timing signal received by the timing signal reception unit, a reading unit that reads the data signal received by the data signal reception unit according to an adjusted timing signal of which the output timing is adjusted by the timing adjustment unit, and a voltage value acquisition unit that acquires a voltage value of the data signal received by the data signal reception unit and a voltage value of the adjusted timing signal of which the output timing is adjusted by the timing adjustment unit.Type: ApplicationFiled: April 17, 2013Publication date: September 5, 2013Applicant: FUJITSU LIMITEDInventors: Hideyuki SAKAMAKI, Yoshikazu Iwami
-
Patent number: 8234428Abstract: An arbitration device including: a first measuring circuit to measure a first period; a second measuring circuit to measure a second period; a second selection circuit to select and output the first period or the second period according to a first selection signal; a first control circuit to output the first selection signal according to the first period and the second period; a third selection circuit to select a third data or either the first data or the second data according to a second selection signal; a third measuring circuit to measure a third period; a fourth measuring circuit to measure a fourth period; and a second control circuit to output the second selection signal according to either the selected first period or the selected second period and the third period and the fourth period.Type: GrantFiled: July 26, 2011Date of Patent: July 31, 2012Assignee: Fujitsu LimitedInventors: Hidekazu Osano, Takayuki Kinoshita, Yoshikazu Iwami, Makoto Hataida
-
Publication number: 20120002677Abstract: An arbitration method includes a first process to perform a path control to transfer data from physically plural input ports logically having plural virtual channels to an arbitrary one of the plural output ports, wherein only one channel is selectable at one input port at an arbitrary point in time, by performing an arbitration among the channels of each of the plural input ports according to an arbitrary arbitration algorithm other than a time-division algorithm, and a second process to perform an arbitration among the plural input ports according to the arbitrary arbitration algorithm. The arbitrary arbitration algorithm used in the first and second processes is switched to the time-division algorithm for a predetermined time in response to a trigger.Type: ApplicationFiled: September 16, 2011Publication date: January 5, 2012Applicant: FUJITSU LIMITEDInventors: Makoto Hataida, Toshikazu Ueki, Takayuki Kinoshita, Yoshikazu Iwami
-
Publication number: 20110320900Abstract: An error check apparatus including, a packet protocol error check processing circuit configure to detect a protocol error of a packet, a retry control circuit configured to receive the protocol error of the packet from the packet protocol error check processing circuit, and to perform request for retry for data of the packet if the received protocol error has not been detected from a packet retransmitted by retry request, and an error notification circuit configured to notify of the protocol error of the packet to a processing unit in a higher-level layer if the protocol error is not a first protocol error for the packet.Type: ApplicationFiled: September 2, 2011Publication date: December 29, 2011Applicant: FUJITSU LIMITEDInventors: Takayuki Kinoshita, Hidekazu Osano, Yoshikazu Iwami, Makoto Hataida
-
Publication number: 20110283032Abstract: An arbitration device including: a first measuring circuit to measure a first period; a second measuring circuit to measure a second period; a second selection circuit to select and output the first period or the second period according to a first selection signal; a first control circuit to output the first selection signal according to the first period and the second period; a third selection circuit to select a third data or either the first data or the second data according to a second selection signal; a third measuring circuit to measure a third period; a fourth measuring circuit to measure a fourth period; and a second control circuit to output the second selection signal according to either the selected first period or the selected second period and the third period and the fourth period.Type: ApplicationFiled: July 26, 2011Publication date: November 17, 2011Applicant: FUJITSU LIMITEDInventors: Hidekazu OSANO, Takayuki Kinoshita, Yoshikazu Iwami, Makoto Hataida
-
Patent number: 8032807Abstract: A scan control method for a circuit device connected with a first bus and having a test access port controller, including setting information indicating a register to be scanned in the circuit device, a number of scan shifts and a scan start via a second bus different from the first bus, and generating based on the information set, by using a sequencer, a signal replacing a test mode signal and a test reset signal transferred via the first bus during testing of the circuit device, and supplying the signal to the test access port controller.Type: GrantFiled: March 3, 2009Date of Patent: October 4, 2011Assignee: Fujitsu LimitedInventors: Yoshikazu Iwami, Takayuki Kinoshita, Hidekazu Osano
-
Patent number: 8015465Abstract: A scan control method of a circuit device including setting information indicating scan mode in a register is provided. The scan control method includes cutting an output of scan-out data to a test access port controller and an input of scan-in data from a data register based on information set in the register, and controlling a connection between a scan register and a data register. Each data/scan register includes data registers for the same number of chains to be scanned at the same time. Data set in one data register may be kept in all the data registers in parallel and scanned in all the scan chains in a scan-in process in the broadcast mode. The data set in the data register may be kept in the data register corresponding to the scan register and scanned in the corresponding scan chain, in a scan-in process in the parallel mode.Type: GrantFiled: February 12, 2009Date of Patent: September 6, 2011Assignee: Fujitsu LimitedInventors: Yoshikazu Iwami, Takayuki Kinoshita, Hidekazu Osano
-
Publication number: 20110069717Abstract: A data transfer device includes a plurality of input queues, a plurality of arbitration control units provided for the respective input queues, and an input queue selecting unit that selects any one of the input queues based on a priority set for each input queue, and outputs data from the selected input queue. Each arbitration control unit includes a register that stores therein a predetermined upper limit, a counter that counts the amount of data output from a corresponding input queue, and a control circuit that, when a value of the counter becomes equal to or greater than the upper limit stored in the register, causes the input queue selecting unit to update the priority and resets the value of the counter.Type: ApplicationFiled: November 22, 2010Publication date: March 24, 2011Applicant: Fujitsu LimitedInventors: Hidekazu Osano, Takayuki Kinoshita, Yoshikazu Iwami, Makoto Hataida
-
Publication number: 20100228869Abstract: A linkup state generating method for generating a state in which linkup is completed in first and second information processing apparatuses, the first and second information processing apparatuses each including a linkup function of, with parameter exchange, comparing parameters included in the first and second information processing apparatuses and adjusting specifications of the parameters so that the specifications of the parameters match each other, the linkup state generating method including setting, from the outside, a parameter in the first information processing apparatus so that a specification of the parameter included in the first information processing apparatus matches a specification of a parameter included in the second information processing apparatus, and sending, from the first information processing apparatus, a signal received from the second information processing apparatus to the second information processing apparatus in a manner that the second information processing apparatus recogniType: ApplicationFiled: December 3, 2009Publication date: September 9, 2010Applicant: FUJITSU LIMITEDInventors: Yoshikazu IWAMI, Hidekazu Osano, Takayuki Kinoshita
-
Publication number: 20090249143Abstract: A scan control method for a circuit device connected with a first bus and having a test access port controller, including setting information indicating a register to be scanned in the circuit device, a number of scan shifts and a scan start via a second bus different from the first bus, and generating based on the information set, by using a sequencer, a signal replacing a test mode signal and a test reset signal transferred via the first bus during testing of the circuit device, and supplying the signal to the test access port controller.Type: ApplicationFiled: March 3, 2009Publication date: October 1, 2009Applicant: FUJITSU LIMITEDInventors: Yoshikazu Iwami, Takayuki Kinoshita, Hidekazu Osano
-
Publication number: 20090249145Abstract: A scan control method of a circuit device including setting information indicating scan mode in a register is provided. The scan control method includes cutting an output of scan-out data to a test access port controller and an input of scan-in data from a data register based on information set in the register, and controlling a connection between a scan register and a data register. Each data/scan register includes data registers for the same number of chains to be scanned at the same time. Data set in one data register may be kept in all the data registers in parallel and scanned in all the scan chains in a scan-in process in the broadcast mode. The data set in the data register may be kept in the data register corresponding to the scan register and scanned in the corresponding scan chain, in a scan-in process in the parallel mode.Type: ApplicationFiled: February 12, 2009Publication date: October 1, 2009Applicant: Fujitsu LimitedInventors: Yoshikazu IWAMI, Takayuki KINOSHITA, Hidekazu OSANO