Patents by Inventor Yossi Amon
Yossi Amon has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10114787Abstract: Device identification generation in electronic devices to allow external control, such as selection or reprogramming, of device identification for bus communications identification, is disclosed. In this manner, device identifications of electronic devices coupled to a common communications bus in a system can be selected or reprogrammed to ensure they are unique to avoid bus communications collisions. In certain aspects, to select or reprogram a device identification in an electronic device, an external source can be electrically coupled to the electronic device. The external source closes a circuit with a device identification generation circuit in the electronic device. The closed circuit provides a desired electrical characteristic detectable by the device identification generation circuit. The device identification generation circuit is configured to generate a device identification as a function of the detected electrical characteristics of the closed circuit from the external source.Type: GrantFiled: January 30, 2015Date of Patent: October 30, 2018Assignee: QUALCOMM IncorporatedInventors: Lior Amarilio, Yossi Amon, Nir Gerber, Assaf Shacham
-
Publication number: 20180260357Abstract: Systems, methods, and apparatus are described that enable an I3C master device to support I2C clock stretch used by I2C devices connected to an I3C bus. A method performed at a master device includes enabling a line driver to drive a clock wire of the serial bus in accordance with a clock signal and when the master device is configured for a first mode of operation, enabling the line driver to drive the clock wire to a first voltage level when the clock signal is in a first signaling state and when the master device is configured for a second mode of operation, and disabling the line driver when the clock signal is in a second signaling state in the second mode of operation. A resistor pulls the clock wire to a second voltage level when the clock signal is in the second signaling state.Type: ApplicationFiled: March 8, 2017Publication date: September 13, 2018Inventors: Yossi Amon, Lior Amarilio, Ofer Rosenberg
-
Patent number: 9892088Abstract: A data processing system comprising at least a memory unit, a first client connected to the memory unit, and a second client connected to the memory unit is proposed. The first client may comprise a first memory access unit and an information unit. The first memory access unit may read data from or write data to the memory unit at a first data rate. The information unit may update internal data correlating with a minimum required value of the first data rate. The second client may comprise a second memory access unit and a data rate limiting unit. The second memory access unit may read data from or write data to the memory unit at a second data rate. The data rate limiting unit may limit the second data rate in dependence on the internal data. The first memory access unit may, for example, read data packets sequentially from the memory unit, and the information unit may update the internal data at least per data packet. A method of controlling access to a shared memory unit is also proposed.Type: GrantFiled: November 24, 2011Date of Patent: February 13, 2018Assignee: NXP USA, INC.Inventors: Michael Staudenmaier, Yossi Amon, Vincent Aubineau
-
Publication number: 20180018292Abstract: Systems and methods are disclosed for resolving bus hang in a computing device. An exemplary system comprises a bus operating in accordance with an interface clock, and a controller in communication with the bus. The controller comprises a finite state machine, where the finite state machine is configured to receive a clock signal from the interface clock and a command signal originating external to the controller. The controller also comprising hang detection logic configured to receive one or more signals that the finite state machine is active, monitor the interface clock, and generate an event notification in response to the interface clock turning off while the finite state machine is active. The controller further comprises a trap handler in communication with the hang detection logic, the trap handler configured to send an interrupt in response to the event notification.Type: ApplicationFiled: July 13, 2016Publication date: January 18, 2018Inventors: KIRAN KUMAR MALIPEDDI, YOSSI AMON, GRAHAM ROFF, CHRISTOPHER KONG YEE CHUN, RAJESH CHAVA
-
Patent number: 9524264Abstract: Generating combined bus clock signals using asynchronous master device reference clocks in shared bus systems, and related methods, devices, and computer-readable media are disclosed. In one aspect, a method for generating combined bus clock signals comprises detecting a start event by each master device of multiple master devices communicatively coupled to a shared clock line of a shared bus. Each master device samples a plurality of shared clock line values of the shared clock line at a corresponding plurality of transitions of a reference clock signal for the master device. Each master device determines whether the plurality of shared clock line values is identical. If the shared clock line values are identical, each master device drives a shared clock line drive value inverse to the plurality of shared clock line values to the shared clock line at a next transition of the reference clock signal for the master device.Type: GrantFiled: June 26, 2014Date of Patent: December 20, 2016Assignee: QUALCOMM IncorporatedInventors: Yossi Amon, David Asher Friedman, Ben Levin, Sharon Graif
-
Publication number: 20150378955Abstract: Generating combined bus clock signals using asynchronous master device reference clocks in shared bus systems, and related methods, devices, and computer-readable media are disclosed. In one aspect, a method for generating combined bus clock signals comprises detecting a start event by each master device of multiple master devices communicatively coupled to a shared clock line of a shared bus. Each master device samples a plurality of shared clock line values of the shared clock line at a corresponding plurality of transitions of a reference clock signal for the master device. Each master device determines whether the plurality of shared clock line values is identical. If the shared clock line values are identical, each master device drives a shared clock line drive value inverse to the plurality of shared clock line values to the shared clock line at a next transition of the reference clock signal for the master device.Type: ApplicationFiled: June 26, 2014Publication date: December 31, 2015Inventors: Yossi Amon, David Asher Friedman, Ben Levin, Sharon Graif
-
Publication number: 20150324287Abstract: There is provided a processor for use in a computing system, said processor including at least one Central Processing Unit (CPU), a cache memory coupled to the at least one CPU, and a control unit coupled to the cache memory and arranged to obscure the existing data in the CPU cache memory, and assign control of the CPU cache memory to at least one other entity within the computing system. There is also provided a method of using a CPU cache memory for non-CPU related tasks in a computing system.Type: ApplicationFiled: January 9, 2013Publication date: November 12, 2015Applicant: Freescale Semiconductor, Inc.Inventors: Michael PRIEL, Yossi AMON, Boris SHULMAN, Leonid SMOLYANSKY, Michael ZARUBINSKY
-
Publication number: 20150220475Abstract: Device identification generation in electronic devices to allow external control, such as selection or reprogramming, of device identification for bus communications identification, is disclosed. In this manner, device identifications of electronic devices coupled to a common communications bus in a system can be selected or reprogrammed to ensure they are unique to avoid bus communications collisions. In certain aspects, to select or reprogram a device identification in an electronic device, an external source can be electrically coupled to the electronic device. The external source closes a circuit with a device identification generation circuit in the electronic device. The closed circuit provides a desired electrical characteristic detectable by the device identification generation circuit. The device identification generation circuit is configured to generate a device identification as a function of the detected electrical characteristics of the closed circuit from the external source.Type: ApplicationFiled: January 30, 2015Publication date: August 6, 2015Inventors: Lior Amarilio, Yossi Amon, Nir Gerber, Assaf Shacham
-
Publication number: 20140289357Abstract: A data processing system comprising at least a memory unit, a first client connected to the memory unit, and a second client connected to the memory unit is proposed. The first client may comprise a first memory access unit and an information unit. The first memory access unit may read data from or write data to the memory unit at a first data rate. The information unit may update internal data correlating with a minimum required value of the first data rate. The second client may comprise a second memory access unit and a data rate limiting unit. The second memory access unit may read data from or write data to the memory unit at a second data rate. The data rate limiting unit may limit the second data rate in dependence on the internal data. The first memory access unit may, for example, read data packets sequentially from the memory unit, and the information unit may update the internal data at least per data packet. A method of controlling access to a shared memory unit is also proposed.Type: ApplicationFiled: November 24, 2011Publication date: September 25, 2014Applicant: Freescale Semiconductor, Inc.Inventors: Michael Staudenmaier, Yossi Amon, Vincent Aubineau
-
Patent number: 8754668Abstract: An integrated circuit that includes a controller for defining a test path that comprises at least one test access port out of multiple test access ports characterized by further comprising at least one multi-bit bypass logic for bypassing at least one of the multiple test access ports and for affecting a length of the test path. Conveniently, the length of the test path remains substantially fixed regardless of changes in a configuration of the test path. A method for testing an integrated circuit, the method includes a stage of propagating test signals across a test path. Whereas the method is characterized by a stage of defining a configuration of the test path, whereas the test path comprises at least one components out of at least one test access port and at least one bypass access logic; whereas the at least one multi-bit bypass logic bypass at least one of the multiple test access ports and affect a length of the test path.Type: GrantFiled: November 22, 2004Date of Patent: June 17, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Yossi Amon, Dimitri Akselrod, Eyal Segev
-
Patent number: 8379861Abstract: An integrated circuit that includes a controller and multiple internal circuitries, whereas the integrated circuit is characterized by further including a security mode determination unit that includes multiple one time programmable components for defining a security mode out of multiple possible security modes, whereas a selected circuitry mode affects access to an internal circuitry. A method for testing an integrated circuit, the method includes: receiving a request to access an internal circuitry; and responding to the request in view of a defined security mode; whereas the method is characterized by a stage of defining a security mode of a debug circuit out of multiple security modes, whereas the definition is responsive to at least a state of multiple one time programmable components.Type: GrantFiled: November 22, 2004Date of Patent: February 19, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Dimitri Akselrod, Yossi Amon, Asaf Ashkenazi
-
Publication number: 20100019794Abstract: An integrated circuit that includes a controller for defining a test path that comprises at least one test access port out of multiple test access ports characterized by further comprising at least one multi-bit bypass logic for bypassing at least one of the multiple test access ports and for affecting a length of the test path. Conveniently, the length of the test path remains substantially fixed regardless of changes in a configuration of the test path. A method for testing an integrated circuit, the method includes a stage of propagating test signals across a test path. Whereas the method is characterized by a stage of defining a configuration of the test path, whereas the test path comprises at least one components out of at least one test access port and at least one bypass access logic; whereas the at least one multi-bit bypass logic bypass at least one of the multiple test access ports and affect a length of the test path.Type: ApplicationFiled: November 22, 2004Publication date: January 28, 2010Applicant: Freescale Semiconductor, Inc.Inventors: Yossi Amon, Dimitri Akselrod, Eyal Segev
-
Publication number: 20090296933Abstract: An integrated circuit that includes a controller and multiple internal circuitries, whereas the integrated circuit is characterized by further including a security mode determination unit that includes multiple one time programmable components for defining a security mode out of multiple possible security modes, whereas a selected circuitry mode affects access to an internal circuitry. A method for testing an integrated circuit, the method includes: receiving a request to access an internal circuitry; and responding to the request in view of a defined security mode; whereas the method is characterized by a stage of defining a security mode of a debug circuit out of multiple security modes, whereas the definition is responsive to at least a state of multiple one time programmable components.Type: ApplicationFiled: November 22, 2004Publication date: December 3, 2009Applicant: Freescale Semiconductor, Inc.Inventors: Dimitri Akselrod, Yossi Amon, Asaf Ashkenazi
-
Patent number: 6275835Abstract: A finite impulse response filter (90) has a data memory bank (92, 350) for storing data vectors and a coefficient memory bank (91, 300) for storing coefficient vectors. Filtering is done by multiplying data words by coefficient words, and summing the results. The finite impulse response filter (90) operates in different modes, according to the type of data vector and coefficient vector. In two modes of operation consecutive elements of the data vector (360-369, 460-475) are stored in consecutive odd memory words (380, 382..396) within the data memory bank (92, 350). In other modes consecutive elements of the data vector are stored in consecutive memory words (380-397) in the data memory bank (92, 350). Consecutive coefficient vector elements (310-319, 410-419) are stored in the consecutive memory words (340-349) in coefficient memory bank (91, 300), wherein coefficient elements can be stored in reverse or forward order.Type: GrantFiled: February 16, 1999Date of Patent: August 14, 2001Assignee: Motorola, Inc.Inventors: Eran Pisek, Moshe Tarrab, Yossi Amon
-
Patent number: 6138204Abstract: The present invention relates to memory and methods for storing/retrieving data in/from the memory that is accessed by at least two distinct data uses of different actual word widths. A memory for storing addressable binary data comprises a data storage organized in rows and columns of bit array cells, row address decoder and driver for addressing a selected row of bit array cells, column drivers for driving selected columns of bit array cells, and a bus switch port for selectively transferring data between the data storage and a first data bus with a first bus word width p and a second data bus with a second bus word width q smaller than the first bus word width p.Type: GrantFiled: December 17, 1997Date of Patent: October 24, 2000Assignee: Motorola, Inc.Inventors: Yossi Amon, Moshe Tarrab, Eytan Engel
-
Patent number: 5742621Abstract: A parallel data structure and a dedicated Viterbi shift left instruction minimize the number of clock cycles required for decoding a convolutionally encoded signal in a data processing system (20) in software. Specifically, the data structure and Viterbi shift left instruction reduce the number of clock cycles required for performing an add-compare-select butterfly operation. The add-compare-select butterfly operation is included in a DO loop in a plurality of instructions for executing a Viterbi decoding algorithm, and is repeated a predetermined number of times, for choosing the best path through a trellis diagram.Type: GrantFiled: November 2, 1995Date of Patent: April 21, 1998Assignee: Motorola Inc.Inventors: Yossi Amon, Natan Baron