Patents by Inventor Youichi Momiyama
Youichi Momiyama has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8981472Abstract: A high-voltage MOS transistor has a semiconductor substrate formed with a first well of a first conductivity type in which a drain region and a drift region are formed and a second well of a second, opposite conductivity type in which a source region and a channel region are formed, a gate electrode extends over the substrate from the second well to the first well via a gate insulation film, wherein there is formed a buried insulation film in the drift region underneath the gate insulation film at a drain edge of the gate electrode, there being formed an offset region in the semiconductor substrate between the channel region and the buried insulation film, wherein the resistance of the offset region is reduced in a surface part thereof by being introduced with an impurity element of the first conductivity type with a concentration exceeding the first well.Type: GrantFiled: November 10, 2011Date of Patent: March 17, 2015Assignee: Fujitsu Semiconductor LimitedInventors: Takae Sukegawa, Youichi Momiyama
-
Patent number: 8759918Abstract: A semiconductor device includes two Dt-MOS transistors each having insulation regions respectively under the source and drain regions, the two Dt-MOS transistors sharing a diffusion region as a source region of one Dt-MOS transistor and a drain region of the other Dt-MOS transistor, wherein the insulation regions have respective bottom edges located lower than bottom edges of respective body regions of the Dt-MOS transistors, and wherein the bottom edges of the respective body regions are located deeper than respective bottom edges of the source and drain regions of the Dt-MOS transistors.Type: GrantFiled: February 16, 2012Date of Patent: June 24, 2014Assignee: Fujitsu Semiconductor LimitedInventor: Youichi Momiyama
-
Patent number: 8546247Abstract: A method of manufacturing a semiconductor device, in which an amorphous silicon layer is formed into a shape of a gate electrode of a MOS transistor, and then impurity is implanted to a surface of a silicon substrate from a diagonal direction using the amorphous silicon layer as a mask.Type: GrantFiled: February 2, 2009Date of Patent: October 1, 2013Assignee: Fujitsu Semiconductor LimitedInventors: Hidenobu Fukutome, Youichi Momiyama
-
Publication number: 20120193709Abstract: A high-voltage MOS transistor has a semiconductor substrate formed with a first well of a first conductivity type in which a drain region and a drift region are formed and a second well of a second, opposite conductivity type in which a source region and a channel region are formed, a gate electrode extends over the substrate from the second well to the first well via a gate insulation film, wherein there is formed a buried insulation film in the drift region underneath the gate insulation film at a drain edge of the gate electrode, there being formed an offset region in the semiconductor substrate between the channel region and the buried insulation film, wherein the resistance of the offset region is reduced in a surface part thereof by being introduced with an impurity element of the first conductivity type with a concentration exceeding the first well.Type: ApplicationFiled: November 10, 2011Publication date: August 2, 2012Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Takae SUKEGAWA, Youichi Momiyama
-
Publication number: 20120146149Abstract: A semiconductor device includes two Dt-MOS transistors each having insulation regions respectively under the source and drain regions, the two Dt-MOS transistors sharing a diffusion region as a source region of one Dt-MOS transistor and a drain region of the other Dt-MOS transistor, wherein the insulation regions have respective bottom edges located lower than bottom edges of respective body regions of the Dt-MOS transistors, and wherein the bottom edges of the respective body regions are located deeper than respective bottom edges of the source and drain regions of the Dt-MOS transistors.Type: ApplicationFiled: February 16, 2012Publication date: June 14, 2012Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: Youichi Momiyama
-
Patent number: 8148262Abstract: A method of manufacturing a semiconductor device includes forming a gate electrode, a source region and a drain region, forming a first metal layer, forming silicide layers by first annealing, removing a remainder of the first metal layer after the first annealing, performing a second annealing, forming a second metal layer, performing a third annealing, and removing a remainder of the second metal layer.Type: GrantFiled: June 3, 2010Date of Patent: April 3, 2012Assignee: Fujitsu Semiconductor LimitedInventors: Shinichi Akiyama, Kazuya Okubo, Yusuke Morisaki, Youichi Momiyama
-
Publication number: 20100330764Abstract: A method of manufacturing a semiconductor device includes forming a gate electrode, a source region and a drain region, forming a first metal layer, forming silicide layers by first annealing, removing a remainder of the first metal layer after the first annealing, performing a second annealing, forming a second metal layer, performing a third annealing, and removing a remainder of the second metal layer.Type: ApplicationFiled: June 3, 2010Publication date: December 30, 2010Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Shinichi Akiyama, Kazuya Okubo, Yusuke Morisaki, Youichi Momiyama
-
Patent number: 7592243Abstract: An impurity-diffused layer having an extension structure is formed first by implanting Sb ion as an impurity for forming a pocket region; then by implanting N as a diffusion-suppressive substance so as to produce two peaks in the vicinity of the interface with a gate electrode and at an amorphous/crystal interface which serves as an defect interface generated by the impurity in the pocket region; and by carrying out ion implantations for forming an extension region and deep source and drain regions.Type: GrantFiled: October 28, 2005Date of Patent: September 22, 2009Assignee: Fujitsu Microelectronics LimitedInventors: Youichi Momiyama, Kenichi Okabe, Takashi Saiki, Hidenobu Fukutome
-
Publication number: 20090227085Abstract: A method of manufacturing a semiconductor device, in which an amorphous silicon layer is formed into a shape of a gate electrode of a MOS transistor, and then impurity is implanted to a surface of a silicon substrate from a diagonal direction using the amorphous silicon layer as a mask.Type: ApplicationFiled: February 2, 2009Publication date: September 10, 2009Applicant: FUJITSU LIMITEDInventors: Hidenobu FUKUTOME, Youichi MOMIYAMA
-
Patent number: 7531435Abstract: In consideration of an optimum combination of impurities used for the purpose of forming an extension region (13) and a pocket region (11) and further inhibiting impurity diffusion in the extension region (13) when an impurity diffusion layer (21) is formed in a semiconductor device having an nMOS structure, at least phosphorus (P) is used as an impurity in the extension region (13), at least indium (In) is used as an impurity in the pocket region (11), and additionally carbon (C) is used as a diffusion inhibiting substance. Consequently, it is possible to easily and surely realize the scaling down/high integration of elements while improving threshold voltage roll-off characteristics and current drive capability and reducing a drain leakage current especially in the semiconductor device having the nMOS structure, and particularly by making the optimum design of a semiconductor device having a CMOS structure possible, improve device performance and reduce power consumption.Type: GrantFiled: March 6, 2007Date of Patent: May 12, 2009Assignee: Fujitsu Microelectronics LimitedInventor: Youichi Momiyama
-
Publication number: 20080009111Abstract: A method of manufacturing a semiconductor device, in which an amorphous silicon layer is formed into a shape of a gate electrode of a MOS transistor, and then impurity is implanted to a surface of a silicon substrate from a diagonal direction using the amorphous silicon layer as a mask.Type: ApplicationFiled: June 11, 2007Publication date: January 10, 2008Applicant: FUJITSU LIMITEDInventors: Hidenobu FUKUTOME, Youichi MOMIYAMA
-
Publication number: 20070166907Abstract: In consideration of an optimum combination of impurities used for the purpose of forming an extension region (13) and a pocket region (11) and further inhibiting impurity diffusion in the extension region (13) when an impurity diffusion layer (21) is formed in a semiconductor device having an nMOS structure, at least phosphorus (P) is used as an impurity in the extension region (13), at least indium (In) is used as an impurity in the pocket region (11), and additionally carbon (C) is used as a diffusion inhibiting substance. Consequently, it is possible to easily and surely realize the scaling down/high integration of elements while improving threshold voltage roll-off characteristics and current drive capability and reducing a drain leakage current especially in the semiconductor device having the nMOS structure, and particularly by making the optimum design of a semiconductor device having a CMOS structure possible, improve device performance and reduce power consumption.Type: ApplicationFiled: March 6, 2007Publication date: July 19, 2007Applicant: FUJITSU LIMITEDInventor: Youichi Momiyama
-
Patent number: 7205616Abstract: In consideration of an optimum combination of impurities used for the purpose of forming an extension region (13) and a pocket region (11) and further inhibiting impurity diffusion in the extension region (13) when an impurity diffusion layer (21) is formed in a semiconductor device having an nMOS structure, at least phosphorus (P) is used as an impurity in the extension region (13), at least indium (In) is used as an impurity in the pocket region (11), and additionally carbon (C) is used as a diffusion inhibiting substance. Consequently, it is possible to easily and surely realize the scaling down/high integration of elements while improving threshold voltage roll-off characteristics and current drive capability and reducing a drain leakage current especially in the semiconductor device having the nMOS structure, and particularly by making the optimum design of a semiconductor device having a CMOS structure possible, improve device performance and reduce power consumption.Type: GrantFiled: February 4, 2005Date of Patent: April 17, 2007Assignee: Fujitsu LimitedInventor: Youichi Momiyama
-
Publication number: 20060170040Abstract: A semiconductor device that can operate at plural kinds of power supply voltages. A pocket region which is adjacent to a source region and the conduction type of which is the same as that of a channel region formed between the source region and a drain region is formed. By doing so, an asymmetrical profile of impurity concentration in which impurity concentration on a source-region side of a region between the source region and the drain region is high and in which impurity concentration on a drain-region side of the region between the source region and the drain region is low is obtained. As a result, an electric current generated by impact ionization at the time of a drain bias being applied decreases. Therefore, a deterioration in the characteristics of the semiconductor device caused by hot carriers can be reduced. That is to say, the semiconductor device's resistance to hot carriers improves, so the semiconductor device can operate at the plural kinds of power supply voltages.Type: ApplicationFiled: May 12, 2005Publication date: August 3, 2006Applicant: FUJITSU LIMITEDInventor: Youichi Momiyama
-
Publication number: 20060046372Abstract: An impurity-diffused layer having an extension structure is formed first by implanting Sb ion as an impurity for forming a pocket region; then by implanting N as a diffusion-suppressive substance so as to produce two peaks in the vicinity of the interface with a gate electrode and at an amorphous/crystal interface which serves as an defect interface generated by the impurity in the pocket region; and by carrying out ion implantations for forming an extension region and deep source and drain regions.Type: ApplicationFiled: October 28, 2005Publication date: March 2, 2006Inventors: Youichi Momiyama, Kenichi Okabe, Takashi Saiki, Hidenobu Fukutome
-
Patent number: 6977417Abstract: An impurity-diffused layer having an extension structure is formed first by implanting Sb ion as an impurity for forming a pocket region; then by implanting N as a diffusion-suppressive substance so as to produce two peaks in the vicinity of the interface with a gate electrode and at an amorphous/crystal interface which serves as an defect interface generated by the impurity in the pocket region; and by carrying out ion implantations for forming an extension region and deep source and drain regions.Type: GrantFiled: June 20, 2003Date of Patent: December 20, 2005Assignee: Fujitsu LimitedInventors: Youichi Momiyama, Kenichi Okabe, Takashi Saiki, Hidenobu Fukutome
-
Publication number: 20050127449Abstract: In consideration of an optimum combination of impurities used for the purpose of forming an extension region (13) and a pocket region (11) and further inhibiting impurity diffusion in the extension region (13) when an impurity diffusion layer (21) is formed in a semiconductor device having an nMOS structure, at least phosphorus (P) is used as an impurity in the extension region (13), at least indium (In) is used as an impurity in the pocket region (11), and additionally carbon (C) is used as a diffusion inhibiting substance. Consequently, it is possible to easily and surely realize the scaling down/high integration of elements while improving threshold voltage roll-off characteristics and current drive capability and reducing a drain leakage current especially in the semiconductor device having the nMOS structure, and particularly by making the optimum design of a semiconductor device having a CMOS structure possible, improve device performance and reduce power consumption.Type: ApplicationFiled: February 4, 2005Publication date: June 16, 2005Applicant: FUJITSU LIMITEDInventor: Youichi Momiyama
-
Publication number: 20040004250Abstract: An impurity-diffused layer having an extension structure is formed first by implanting Sb ion as an impurity for forming a pocket region; then by implanting N as a diffusion-suppressive substance so as to produce two peaks in the vicinity of the interface with a gate electrode and at an amorphous/crystal interface which serves as an defect interface generated by the impurity in the pocket region; and by carrying out ion implantations for forming an extension region and deep source and drain regions.Type: ApplicationFiled: June 20, 2003Publication date: January 8, 2004Inventors: Youichi Momiyama, Kenichi Okabe, Takashi Saiki, Hidenobu Fukutome