Patents by Inventor Younes BOUTALEB
Younes BOUTALEB has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240079363Abstract: An integrated circuit package includes a support substrate and a cover fastened on a first face of the support substrate. The cover and support substrate define a housing containing an electronic integrated circuit chip having a first face equipped with electrically conductive protruding elements. A first space between the cover and a second face of the electronic integrated circuit chip is filled with a first shape memory material in the austenitic state. A second space between each pair of electrically conductive protruding elements and electrically conductive contact pads of the support substrate is filled with a second shape memory material in the austenitic state.Type: ApplicationFiled: August 24, 2023Publication date: March 7, 2024Applicant: STMicroelectronics (Grenoble 2) SASInventors: Romain COFFY, Younes BOUTALEB
-
Publication number: 20240047407Abstract: An integrated circuit package includes at least one electronic chip having a first face fastened onto a first face of a carrier substrate by an adhesive interface. The adhesive interface includes a crown formed of a first adhesive material that is fastened on the periphery of the first face of the electronic chip. The crown defining an internal housing. A second adhesive material, different than the first material, is deposited in the internal housing.Type: ApplicationFiled: August 1, 2023Publication date: February 8, 2024Applicant: STMicroelectronics (Grenoble 2) SASInventors: Younes BOUTALEB, Julien CUZZOCREA, Romain COFFY
-
Publication number: 20230403791Abstract: An integrated-circuit package includes a flexible electrical-connection element sandwiched between a first face of a first multilayer support substrate and a second face of a second multilayer support substrate. The flexible electrical-connection element laterally projects with respect to, and is in electrical contact with at least one of, the multilayer support substrates. The flexible electrical-connection element and the first multilayer support substrate include, at a first region, respectively two first mutually facing orifices defining together a first cavity. The first cavity is at least partially closed off by a first part of the second face of the second multilayer support substrate. A first component is located in the first cavity, attached at the first part of the second face of the second multilayer support substrate and in electrical contact with the flexible electrical-connection element through the second multilayer support substrate.Type: ApplicationFiled: June 5, 2023Publication date: December 14, 2023Applicant: STMicroelectronics (Grenoble 2) SASInventors: Romain COFFY, Younes BOUTALEB
-
Publication number: 20230266441Abstract: A time-of-flight sensor includes a first light ray generation circuit and a second light ray reception circuit. A resin layer encapsulates the first light ray generation circuit and the second light ray reception circuit. A first region configured to emit light rays of the first light ray generation circuit is exposed at a surface of the resin layer. A second region configured to receive light rays of the second light ray reception circuit is also exposed at that surface of the resin layer. The surface of the resin layer is configured to be directed towards a scene.Type: ApplicationFiled: February 21, 2023Publication date: August 24, 2023Applicant: STMicroelectronics (Grenoble 2) SASInventors: Romain COFFY, Younes BOUTALEB
-
Patent number: 11656121Abstract: An electronic chip supports an optical device and electric connection zones. An insulating coating coats the electronic chip, covers the electric connection zones and exposes the optical device. An optical plugging element is at least partly fastened onto a first face of the insulating coating and is optically coupled to the optical device. Vias pass through the insulating coating from its first face to a second face opposite to the first face. Inner walls of the vias support electrically conductive paths connected to the electric connection zones of the electronic chip by electrically conductive tracks arranged on the first face of the insulating coating. The electrically conductive paths of the vias further have ends protruding onto the second face of the insulating coating.Type: GrantFiled: December 8, 2021Date of Patent: May 23, 2023Assignee: STMicroelectronics (Grenoble 2) SASInventors: Romain Coffy, Younes Boutaleb
-
Publication number: 20230137239Abstract: The present description concerns an electronic device comprising: an electronic chip comprising an active area on a first surface, and a second surface opposite to the first surface; a substrate, the first surface of said chip being mounted on a third surface of said substrate; and a thermally-conductive cover comprising a transverse portion extending at least above the second surface of said electronic chip, wherein the electronic device further comprises at least one thermally-conductive pillar coupling the second surface of the electronic chip to said transverse portion of said thermally-conductive cover.Type: ApplicationFiled: October 20, 2022Publication date: May 4, 2023Applicant: STMICROELECTRONICS (GRENOBLE 2) SASInventors: Younes BOUTALEB, David KAIRE, Romain COFFY
-
Publication number: 20230140705Abstract: The present description concerns an electronic device comprising an electronic chip and a package for protecting said chip, said package comprising: a substrate comprising an alternation of electrically-insulating layers and of thermally-conductive layers where at least one electrically-insulating layer comprises at least a thermally-conductive portion; and a cover made of a thermally-conductive material comprising at least one lateral portion arranged in at least one cavity formed from a first surface of said substrate.Type: ApplicationFiled: October 20, 2022Publication date: May 4, 2023Applicant: STMICROELECTRONICS (GRENOBLE 2) SASInventors: Younes BOUTALEB, Romain COFFY
-
Publication number: 20230069969Abstract: A package for integrated circuits includes a base substrate having a mounting face. A first electronic chip has a top face electrically connected to the mounting face and a bottom face mounted to the mounting face by an adhesive layer. A second electronic chip has a bottom face covered with a thermal interface layer and a top face electrically connected to the mounting face. A heat sink includes a first part embedded in the adhesive layer, a second part having a bottom face in contact with the layer of thermal interface material and a top face, and a connection part between the first part and the second part. A coating encapsulates the first and second electronic chips and the heat sink. The top face of the second part of the heat sink exposed from the encapsulating coating.Type: ApplicationFiled: September 6, 2022Publication date: March 9, 2023Applicants: STMicroelectronics (Grenoble 2) SAS, STMicroelectronics (Alps) SASInventors: Younes BOUTALEB, Laurent SCHWARTZ
-
Publication number: 20230060870Abstract: An integrated circuit package includes a base substrate with at least one electronic chip mounted on a face of the base substrate. The electronic chip is configured to have hot spots in operation emitting heat in a heat volume space. A coating encapsulates the at least one electronic chip. The coating has a bottom face mounted on the face of the base substrate and a profiled top face. A portion of the profile top face is configured to locally reduce a volume of a region of the coating. The portion is located at least in part in the heat volume space. A heat sink is mounted on the profiled top face of the coating using a mounting layer.Type: ApplicationFiled: August 10, 2022Publication date: March 2, 2023Applicant: STMicroelectronics (Grenoble 2) SASInventors: Younes BOUTALEB, Julien CUZZOCREA
-
Publication number: 20220392820Abstract: A cap is mounted to a support substrate, the cap including a cap body and an optical shutter. The cap and support substrate define a housing. An electronic chip is disposed in the housing above the support substrate. A face of the electronic chip supports an optical device that is optically coupled with the optical shutter. The cap body is thermally conductive. Within the housing, a thermally conductive linking structure is coupled in a thermally conductive manner between the cap body and the electronic chip. The thermally conductive linking structure surrounds the electronic chip. A thermal interface material fills a portion of the housing between the thermally conductive linking structure and the cap body.Type: ApplicationFiled: June 6, 2022Publication date: December 8, 2022Applicant: STMicroelectronics (Grenoble 2) SASInventors: Romain COFFY, Younes BOUTALEB
-
Publication number: 20220357536Abstract: An optical package includes a substrate made of a first material having an upper surface and a lower surface. The substrate further includes at least one cavity opening onto an upper surface of the substrate. Electrical connection vias extend through the substrate. An electronic integrated circuit chip is mounted on the upper surface of the substrate in a position so as to cover the at least one cavity. The electronic integrated circuit chip includes an integrated optical sensor. Each cavity is filled with a second material having a thermal conductivity greater than the thermal conductivity of the first material. The electrical connection vias are arranged on either side of each cavity and between two cavities.Type: ApplicationFiled: May 3, 2022Publication date: November 10, 2022Applicants: STMicroelectronics (Alps) SAS, STMicroelectronics (Grenoble 2) SASInventors: Deborah COGONI, Raphael GOUBOT, Younes BOUTALEB
-
Publication number: 20220187123Abstract: An electronic chip supports an optical device and electric connection zones. An insulating coating coats the electronic chip, covers the electric connection zones and exposes the optical device. An optical plugging element is at least partly fastened onto a first face of the insulating coating and is optically coupled to the optical device. Vias pass through the insulating coating from its first face to a second face opposite to the first face. Inner walls of the vias support electrically conductive paths connected to the electric connection zones of the electronic chip by electrically conductive tracks arranged on the first face of the insulating coating. The electrically conductive paths of the vias further have ends protruding onto the second face of the insulating coating.Type: ApplicationFiled: December 8, 2021Publication date: June 16, 2022Applicant: STMicroelectronics (Grenoble 2) SASInventors: Romain COFFY, Younes BOUTALEB
-
Publication number: 20220157683Abstract: A support substrate supports an electronic chip. An encapsulation coating on the support substrate coats the electronic chip. The encapsulation coating includes a trench surrounding the electronic chip. A heat sink is mounted to the encapsulation coating above the electronic chip. The heat sink is fixed to the encapsulation coating by an adhesive material and a thermal interface material layer is present between the electronic chip and the heat sink. The trench is positioned between the thermal interface material layer and the adhesive material.Type: ApplicationFiled: November 10, 2021Publication date: May 19, 2022Applicant: STMicroelectronics (Grenoble 2) SASInventors: Younes BOUTALEB, Fabien QUERCIA, Asma HAJJI, Ouafa HAJJI