Patents by Inventor Young Jin Woo
Young Jin Woo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9153494Abstract: A semiconductor device has a TSV wafer and semiconductor die mounted over the TSV wafer. A channel is formed through the TSV wafer. An encapsulant is deposited over the semiconductor die and TSV wafer. Conductive TMV are formed through the encapsulant over the conductive TSV and contact pads of the semiconductor die. The conductive TMV can be formed through the channel. A conductive layer is formed over the encapsulant and electrically connected to the conductive TMV. The conductive TMV are formed during the same manufacturing process. An insulating layer is formed over the encapsulant and conductive layer. A plurality of semiconductor die of the same size or different sizes can be stacked over the TSV wafer. The plurality of semiconductor die can be stacked over opposite sides of the TSV wafer. An internal stacking module can be stacked over the semiconductor die and electrically connected through the conductive TMV.Type: GrantFiled: July 16, 2013Date of Patent: October 6, 2015Assignee: STATS ChipPAC, Ltd.Inventors: DaeSik Choi, Young Jin Woo, TaeWoo Lee
-
Publication number: 20150137781Abstract: A low dropout (LDO) circuit capable of controlled startup and a method of controlling the same are disclosed herein. The LDO circuit includes an amplifier, a pass element, and a startup control circuit. The amplifier receives a feedback voltage determined by an output voltage and a predetermined reference voltage, and provides a first voltage determined by the feedback voltage and the reference voltage. The pass element is connected to an input power and an output node for providing the output voltage. The startup control circuit includes a current source, and forward one of the first voltage, provided by the amplifier based on the level of the output voltage, and a second voltage, generated using the current source, to the gate of the pass element.Type: ApplicationFiled: January 9, 2015Publication date: May 21, 2015Inventors: Wanyuan Qu, Young Jin Woo, Jin Yong Jeon, Dae Keun Han, Young Suk Son
-
Publication number: 20150138056Abstract: The present invention provides a gamma voltage supply circuit capable of stably supplying a gamma voltage in response to the change of external voltage and a power management IC including the same. The gamma voltage supply circuit generates a regulating voltage using an internal voltage which is not influenced by the variation in load of a source driver IC, and generates a gamma voltage using the regulating voltage.Type: ApplicationFiled: November 20, 2013Publication date: May 21, 2015Applicant: SILICON WORKS CO., LTD.Inventors: Young Jin Woo, Young Sik Kim, Ji Hun Kim, Byeong Jae Park
-
Patent number: 8895440Abstract: A semiconductor device has a TSV wafer and semiconductor die mounted over the TSV wafer. A channel is formed through the TSV wafer. An encapsulant is deposited over the semiconductor die and TSV wafer. Conductive TMV are formed through the encapsulant over the conductive TSV and contact pads of the semiconductor die. The conductive TMV can be formed through the channel. A conductive layer is formed over the encapsulant and electrically connected to the conductive TMV. The conductive TMV are formed during the same manufacturing process. An insulating layer is formed over the encapsulant and conductive layer. A plurality of semiconductor die of the same size or different sizes can be stacked over the TSV wafer. The plurality of semiconductor die can be stacked over opposite sides of the TSV wafer. An internal stacking module can be stacked over the semiconductor die and electrically connected through the conductive TMV.Type: GrantFiled: August 6, 2010Date of Patent: November 25, 2014Assignee: STATS ChipPAC, Ltd.Inventors: DaeSik Choi, Young Jin Woo, TaeWoo Lee
-
Publication number: 20140264578Abstract: The present invention relates to a switch circuit, and more particularly, to a switch circuit that uses an LDMOS (lateral diffusion metal oxide semiconductor) device inside an IC (Integrated Circuit). In the switch circuit that uses the LDMOS device according to an embodiment of the present invention, a gate-source voltage (VGS) of the LDMOS device may be stably controlled through a current source and resistances, the characteristics of a switch may be maintained regardless of the voltages of both terminals (A and B) by using an N-type LDMOS and a P-type LDMOS in a complementary manner, and the current generated by the current source is offset inside the switch without flowing to the outside of the switch.Type: ApplicationFiled: June 3, 2014Publication date: September 18, 2014Applicant: SILICON WORKS CO., LTDInventors: Young Jin WOO, Kong Soon Park, Young Sik Kim
-
Patent number: 8836027Abstract: The present invention relates to a switch circuit, and more particularly, to a switch circuit that uses an LDMOS (lateral diffusion metal oxide semiconductor) device inside an IC (Integrated Circuit). In the switch circuit that uses the LDMOS device according to an embodiment of the present invention, a gate-source voltage (VGS) of the LDMOS device may be stably controlled through a current source and resistances, the characteristics of a switch may be maintained regardless of the voltages of both terminals (A and B) by using an N-type LDMOS and a P-type LDMOS in a complementary manner, and the current generated by the current source is offset inside the switch without flowing to the outside of the switch.Type: GrantFiled: March 20, 2012Date of Patent: September 16, 2014Assignee: Silicon Works Co., Ltd.Inventors: Young Jin Woo, Kong Soon Park, Young Sik Kim
-
Publication number: 20140062449Abstract: Disclosed herein are a switching mode converter and a method for controlling thereof. The switching mode converter includes a switching element, a bootstrap capacitor, and a control unit. The switching element is connected between one side of a first semiconductor device, another side of the first semiconductor device is connected to a ground, and an input power. The bootstrap capacitor is configured such that one side of the bootstrap capacitor is connected to the one side of the first semiconductor device. The control unit controls the output current or output voltage of a common charge pump provided to the switching element and the bootstrap capacitor in order to control the charging state of the bootstrap capacitor and the gate voltage of the switching element.Type: ApplicationFiled: July 30, 2013Publication date: March 6, 2014Applicant: SILICON WORKS CO., LTD.Inventors: Wanyuan Qu, Young Jin Woo, Jin Yong Jeon, Dae Keun Han, Young Suk Son
-
Publication number: 20130299973Abstract: A semiconductor device has a TSV wafer and semiconductor die mounted over the TSV wafer. A channel is formed through the TSV wafer. An encapsulant is deposited over the semiconductor die and TSV wafer. Conductive TMV are formed through the encapsulant over the conductive TSV and contact pads of the semiconductor die. The conductive TMV can be formed through the channel. A conductive layer is formed over the encapsulant and electrically connected to the conductive TMV. The conductive TMV are formed during the same manufacturing process. An insulating layer is formed over the encapsulant and conductive layer. A plurality of semiconductor die of the same size or different sizes can be stacked over the TSV wafer. The plurality of semiconductor die can be stacked over opposite sides of the TSV wafer. An internal stacking module can be stacked over the semiconductor die and electrically connected through the conductive TMV.Type: ApplicationFiled: July 16, 2013Publication date: November 14, 2013Inventors: DaeSik Choi, Young Jin Woo, TaeWoo Lee
-
Patent number: 8576635Abstract: A nonvolatile memory device includes memory cell blocks each configured to comprise memory cells erased by an erase voltage, supplied to a word line, and a bulk voltage supplied to a bulk, a bias voltage generator configured to generate a first erase voltage, having a first pulse width and a first amplitude, in order to perform the erase operation of the memory cells and a second erase voltage, having a second pulse width narrower than the first pulse width and a second amplitude lower than the first amplitude, in order to perform an additional erase operation if an unerased memory cell is detected after the erase operation is performed, and a bulk voltage generator configured to generate the bulk voltage.Type: GrantFiled: July 5, 2011Date of Patent: November 5, 2013Assignee: SK hynix Inc.Inventors: Nam Kyeong Kim, Kyoung Chul Yang, Young Jin Woo, Tae Hyun Kim
-
Publication number: 20120241859Abstract: The present invention relates to a switch circuit, and more particularly, to a switch circuit that uses an LDMOS (lateral diffusion metal oxide semiconductor) device inside an IC (Integrated Circuit). In the switch circuit that uses the LDMOS device according to an embodiment of the present invention, a gate-source voltage (VGS) of the LDMOS device may be stably controlled through a current source and resistances, the characteristics of a switch may be maintained regardless of the voltages of both terminals (A and B) by using an N-type LDMOS and a P-type LDMOS in a complementary manner, and the current generated by the current source is offset inside the switch without flowing to the outside of the switch.Type: ApplicationFiled: March 20, 2012Publication date: September 27, 2012Applicant: SILICON WORKS CO., LTDInventors: Young-Jin WOO, Kong-Soon Park, Young-Sik Kim
-
Patent number: 8183089Abstract: A method for manufacturing a package system includes: providing a first semiconductor die; mounting a second semiconductor die on the first semiconductor die using an inter-die interconnect to form a flip-chip assembly; and attaching the flip-chip assembly on a package substrate with a contact pad, a test connection, a z-bond pad, and a die receptacle, with the first semiconductor die in the flip-chip assembly fitting inside the die receptacle.Type: GrantFiled: December 22, 2010Date of Patent: May 22, 2012Assignee: Stats Chippac Ltd.Inventors: A Leam Choi, Young Jin Woo, Junwoo Myung
-
Publication number: 20120032340Abstract: A semiconductor device has a TSV wafer and semiconductor die mounted over the TSV wafer. A channel is formed through the TSV wafer. An encapsulant is deposited over the semiconductor die and TSV wafer. Conductive TMV are formed through the encapsulant over the conductive TSV and contact pads of the semiconductor die. The conductive TMV can be formed through the channel. A conductive layer is formed over the encapsulant and electrically connected to the conductive TMV. The conductive TMV are formed during the same manufacturing process. An insulating layer is formed over the encapsulant and conductive layer. A plurality of semiconductor die of the same size or different sizes can be stacked over the TSV wafer. The plurality of semiconductor die can be stacked over opposite sides of the TSV wafer. An internal stacking module can be stacked over the semiconductor die and electrically connected through the conductive TMV.Type: ApplicationFiled: August 6, 2010Publication date: February 9, 2012Applicant: STATS CHIPPAC, LTD.Inventors: DaeSik Choi, Young Jin Woo, TaeWoo Lee
-
Publication number: 20120008395Abstract: A nonvolatile memory device includes memory cell blocks each configured to comprise memory cells erased by an erase voltage, supplied to a word line, and a bulk voltage supplied to a bulk, a bias voltage generator configured to generate a first erase voltage, having a first pulse width and a first amplitude, in order to perform the erase operation of the memory cells and a second erase voltage, having a second pulse width narrower than the first pulse width and a second amplitude lower than the first amplitude, in order to perform an additional erase operation if an unerased memory cell is detected after the erase operation is performed, and a bulk voltage generator configured to generate the bulk voltage.Type: ApplicationFiled: July 5, 2011Publication date: January 12, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Nam Kyeong Kim, Kyoung Chul Yang, Young Jin Woo, Tae Hyun Kim
-
Publication number: 20110092021Abstract: A method for manufacturing a package system includes: providing a first semiconductor die; mounting a second semiconductor die on the first semiconductor die using an inter-die interconnect to form a flip-chip assembly; and attaching the flip-chip assembly on a package substrate with a contact pad, a test connection, a z-bond pad, and a die receptacle, with the first semiconductor die in the flip-chip assembly fitting inside the die receptacle.Type: ApplicationFiled: December 22, 2010Publication date: April 21, 2011Inventors: A Leam Choi, Young Jin Woo, Junwoo Myung
-
Patent number: 7859120Abstract: A package system including providing a first semiconductor die; mounting a second semiconductor die on the first semiconductor die using an inter-die interconnect to form a flip-chip assembly; and attaching the flip-chip assembly on a package substrate with a contact pad, a test connection, a z-bond pad, and a die receptacle, with the first semiconductor die in the flip-chip assembly fitting inside the die receptacle.Type: GrantFiled: May 16, 2008Date of Patent: December 28, 2010Assignee: Stats Chippac Ltd.Inventors: A Leam Choi, Young Jin Woo, Junwoo Myung
-
Patent number: 7786715Abstract: The present invention is related to a dc/dc converter. A dc/dc converter according to the present invention comprises an inductor, a switch unit connected to both ends of the inductor and charging or retrieving an energy into the inductor, an output unit comprising an output switch unit outputting the energy charged in the inductor into an output end and a first comparison unit controlling an on-off of the output switch unit, a freewheeling switch unit connected to both ends of the inductor and returning a residual current remained in the inductor, a current sense unit sensing the residual current, an offset current generation unit generating an offset current, an error amplifier comparing the residual current inputted from the current sense unit to the offset current generated in the offset current unit and outputting the error signal, and a control unit controlling the switch unit with the error signal inputted from the error amplifier.Type: GrantFiled: April 15, 2008Date of Patent: August 31, 2010Assignee: JDA Technology Co., Ltd.Inventors: Young -Jin Woo, Gyu-Ha Cho
-
Publication number: 20090283888Abstract: A package system including providing a first semiconductor die; mounting a second semiconductor die on the first semiconductor die using an inter-die interconnect to form a flip-chip assembly; and attaching the flip-chip assembly on a package substrate with a contact pad, a test connection, a z-bond pad, and a die receptacle, with the first semiconductor die in the flip-chip assembly fitting inside the die receptacle.Type: ApplicationFiled: May 16, 2008Publication date: November 19, 2009Inventors: A Leam Choi, Young Jin Woo, Junwoo Myung
-
Publication number: 20080252273Abstract: The present invention is related to a dc/dc converter. A dc/dc converter according to the present invention comprises an inductor, a switch unit connected to both ends of the inductor and charging or retrieving an energy into the inductor, an output unit comprising an output switch unit outputting the energy charged in the inductor into an output end and a first comparison unit controlling an on-off of the output switch unit, a freewheeling switch unit connected to both ends of the inductor and returning a residual current remained in the inductor, a current sense unit sensing the residual current, an offset current generation unit generating an offset current, an error amplifier comparing the residual current inputted from the current sense unit to the offset current generated in the offset current unit and outputting the error signal, and a control unit controlling the switch unit with the error signal inputted from the error amplifier.Type: ApplicationFiled: April 15, 2008Publication date: October 16, 2008Applicant: JDA TECHNOLOGY CO. LTD.Inventors: Young -Jin Woo, Gyu-Ha Cho
-
Patent number: 6437360Abstract: Disclosed are flat/vertical type vacuum field transistor (VFT) structures, which adopt a MOSFET-like flat or vertical structure so as to increase the degree of integration and can be operated at low operation voltages at high speeds. The flat type comprises a source and a drain, made of conductors, which stand at a predetermined distance apart on a thin channel insulator with a vacuum channel therebetween; a gate, made of a conductor, which is formed with a width below the source and the drain, the channel insulator functioning to insulate the gate from the source and the drain; and an insulating body, which serves as a base for propping up the channel insulator and the gate.Type: GrantFiled: November 9, 2000Date of Patent: August 20, 2002Assignee: Korea Advanced Institute of Science and TechnologyInventors: Gyu Hyeong Cho, Ji Yeoul Ryoo, Myeoung Wun Hwang, Min Hyung Cho, Young Jin Woo, Young Ki Kim