Patents by Inventor Yu-Chang Liang
Yu-Chang Liang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11931730Abstract: The present invention provides a palladium precatalyst for cross-coupling reaction, the palladium precatalyst comprising a structure represented by following formula 1: wherein, R1 and R2 are the same, and R1 and R2 are substituted or unsubstituted phenyl; R3 and R4 are the same, and R3 and R4 are substituted or unsubstituted phenyl or cyclohexyl.Type: GrantFiled: December 14, 2022Date of Patent: March 19, 2024Assignee: PROVIDENCE UNIVERSITYInventors: Yu-Chang Chang, Siou-Wei Liang
-
Publication number: 20240014074Abstract: A method for manufacturing a semiconductor device is provided. The method includes forming first and second semiconductor fins; forming first and second gate structures respectively over first regions of the first and second semiconductor fins; forming a first dummy spacer at a sidewall of the first gate structure adjacent a second region of the first semiconductor fin; etching a first source/drain recess in the second region of the first semiconductor fin; forming a n-type source/drain epitaxial structure in the first source/drain recess; forming a second dummy spacer at a sidewall of the second gate structure adjacent a second region of the second semiconductor fin, wherein the second dummy spacer has a thickness less than that of the first dummy spacer; etching a second source/drain recess in the second region of the second semiconductor fin; and forming a p-type source/drain epitaxial structure in the second source/drain recess.Type: ApplicationFiled: July 7, 2022Publication date: January 11, 2024Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ta-Chun LIN, Ming-Che CHEN, Jyun-Yang SHEN, Yu-Chang LIANG, Chun-Jun LIN, Kuo-Hua PAN, Jhon Jhy LIAW
-
Publication number: 20230327005Abstract: A semiconductor structure includes a semiconductor fin protruding from a substrate and oriented lengthwise along a first direction, a dielectric fin disposed over the substrate and oriented lengthwise along a second direction perpendicular to the first direction, where the dielectric fin defines a sidewall of the semiconductor fin along the second direction and where the dielectric fin includes a first dielectric layer disposed over a second dielectric layer that differs from the first dielectric layer in composition, and a metal gate stack disposed over the semiconductor fin and oriented lengthwise along the second direction.Type: ApplicationFiled: June 12, 2023Publication date: October 12, 2023Inventors: Chun-Hao Hsu, Yu-Chun Ko, Yu-Chang Liang, Kao-Ting Lai
-
Patent number: 11677014Abstract: A semiconductor structure includes a semiconductor fin protruding from a substrate and oriented lengthwise along a first direction, a dielectric fin disposed over the substrate and oriented lengthwise along a second direction perpendicular to the first direction, where the dielectric fin defines a sidewall of the semiconductor fin along the second direction and where the dielectric fin includes a first dielectric layer disposed over a second dielectric layer that differs from the first dielectric layer in composition, and a metal gate stack disposed over the semiconductor fin and oriented lengthwise along the second direction.Type: GrantFiled: June 24, 2021Date of Patent: June 13, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chun-Hao Hsu, Yu-Chun Ko, Yu-Chang Liang, Kao-Ting Lai
-
Publication number: 20210320188Abstract: A semiconductor structure includes a semiconductor fin protruding from a substrate and oriented lengthwise along a first direction, a dielectric fin disposed over the substrate and oriented lengthwise along a second direction perpendicular to the first direction, where the dielectric fin defines a sidewall of the semiconductor fin along the second direction and where the dielectric fin includes a first dielectric layer disposed over a second dielectric layer that differs from the first dielectric layer in composition, and a metal gate stack disposed over the semiconductor fin and oriented lengthwise along the second direction.Type: ApplicationFiled: June 24, 2021Publication date: October 14, 2021Inventors: Chun-Hao Hsu, Yu-Chun Ko, Yu-Chang Liang, Kao-Ting Lai
-
Patent number: 11049959Abstract: A method of fabricating a semiconductor device includes forming a semiconductor fin structure over a substrate, where the semiconductor fin structure includes a plurality of semiconductor fins and defines trenches among the semiconductor fins, and forming a dielectric fin structure having a plurality of dielectric fins. Forming the dielectric fin structure includes filling the trenches with a first dielectric material layer and a second dielectric material layer over the first dielectric material layer, the second dielectric material layer having a composition different from that of the first dielectric material layer, removing a portion of the second dielectric material layer to form a recess, and filling the recess with a third dielectric material layer, the third dielectric material layer having the same composition as the first dielectric material layer.Type: GrantFiled: September 4, 2020Date of Patent: June 29, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chun-Hao Hsu, Yu-Chun Ko, Yu-Chang Liang, Kao-Ting Lai
-
Publication number: 20200403084Abstract: A method of fabricating a semiconductor device includes forming a semiconductor fin structure over a substrate, where the semiconductor fin structure includes a plurality of semiconductor fins and defines trenches among the semiconductor fins, and forming a dielectric fin structure having a plurality of dielectric fins. Forming the dielectric fin structure includes filling the trenches with a first dielectric material layer and a second dielectric material layer over the first dielectric material layer, the second dielectric material layer having a composition different from that of the first dielectric material layer, removing a portion of the second dielectric material layer to form a recess, and filling the recess with a third dielectric material layer, the third dielectric material layer having the same composition as the first dielectric material layer.Type: ApplicationFiled: September 4, 2020Publication date: December 24, 2020Inventors: Chun-Hao Hsu, Yu-Chun Ko, Yu-Chang Liang, Kao-Ting Lai
-
Patent number: 10770571Abstract: A semiconductor structure includes semiconductor fins protruding out of a substrate, dielectric fins protruding out of the substrate and disposed among the semiconductor fins, and gate stacks disposed over the semiconductor fins and the dielectric fins. The dielectric fins include a first dielectric material layer, a second dielectric material layer disposed over the first dielectric material layer, and a third dielectric material layer disposed over the second dielectric material layer, where the first and second dielectric material layers have different compositions and the first and the third dielectric material layers have the same compositions.Type: GrantFiled: January 29, 2019Date of Patent: September 8, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chun-Hao Hsu, Yu-Chun Ko, Yu-Chang Liang, Kao-Ting Lai
-
Publication number: 20200091311Abstract: A semiconductor structure includes semiconductor fins protruding out of a substrate, dielectric fins protruding out of the substrate and disposed among the semiconductor fins, and gate stacks disposed over the semiconductor fins and the dielectric fins. The dielectric fins include a first dielectric material layer, a second dielectric material layer disposed over the first dielectric material layer, and a third dielectric material layer disposed over the second dielectric material layer, where the first and second dielectric material layers have different compositions and the first and the third dielectric material layers have the same compositions.Type: ApplicationFiled: January 29, 2019Publication date: March 19, 2020Inventors: Chun-Hao Hsu, Yu-Chun Ko, Yu-Chang Liang, Kao-Ting Lai
-
Patent number: 9490254Abstract: A FinFET device includes a dielectric layer formed over a semiconductor substrate and having an upper dielectric layer surface. A fin of semiconductor material extends upwards from the substrate through an opening in the dielectric layer. A base portion of the fin, which is recessed below the upper dielectric layer surface, includes a base channel region that separates first and second base source/drain regions. An upper channel region extends upwards from the base channel region and terminates in an upper fin surface disposed above the upper dielectric layer surface. A gate electrode straddles the upper channel region and is separated from the upper channel region by a gate dielectric. First and second epitaxial source/drain regions meet the first and second base source/drain regions, respectively, at first and second interfaces, respectively. The first and second interfaces are recessed in the opening and arranged below the upper dielectric layer surface.Type: GrantFiled: October 12, 2015Date of Patent: November 8, 2016Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ru-Shang Hsiao, Chien-Hsun Lin, Sheng-Fu Yu, Yu-Chang Liang, Kuan Yu Chen, Li-Yi Chen
-
Publication number: 20160035726Abstract: A FinFET device includes a dielectric layer formed over a semiconductor substrate and having an upper dielectric layer surface. A fin of semiconductor material extends upwards from the substrate through an opening in the dielectric layer. A base portion of the fin, which is recessed below the upper dielectric layer surface, includes a base channel region that separates first and second base source/drain regions. An upper channel region extends upwards from the base channel region and terminates in an upper fin surface disposed above the upper dielectric layer surface. A gate electrode straddles the upper channel region and is separated from the upper channel region by a gate dielectric. First and second epitaxial source/drain regions meet the first and second base source/drain regions, respectively, at first and second interfaces, respectively. The first and second interfaces are recessed in the opening and arranged below the upper dielectric layer surface.Type: ApplicationFiled: October 12, 2015Publication date: February 4, 2016Inventors: Ru-Shang Hsiao, Chien-Hsun Lin, Sheng-Fu Yu, Yu-Chang Liang, Kuan Yu Chen, Li-Yi Chen
-
Patent number: 9159812Abstract: A FinFET device includes a dielectric layer formed over a semiconductor substrate and having an upper dielectric layer surface. A fin of semiconductor material extends upwards from the substrate through an opening in the dielectric layer. A base portion of the fin, which is recessed below the upper dielectric layer surface, includes a base channel region that separates first and second base source/drain regions. An upper channel region extends upwards from the base channel region and terminates in an upper fin surface disposed above the upper dielectric layer surface. A gate electrode straddles the upper channel region and is separated from the upper channel region by a gate dielectric. First and second epitaxial source/drain regions meet the first and second base source/drain regions, respectively, at first and second interfaces, respectively. The first and second interfaces are recessed in the opening and arranged below the upper dielectric layer surface.Type: GrantFiled: March 26, 2014Date of Patent: October 13, 2015Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ru-Shang Hsiao, Chien-Hsun Lin, Sheng-Fu Yu, Yu-Chang Liang, Kuan Yu Chen, Li-Yi Chen
-
Publication number: 20150279975Abstract: A FinFET device includes a dielectric layer formed over a semiconductor substrate and having an upper dielectric layer surface. A fin of semiconductor material extends upwards from the substrate through an opening in the dielectric layer. A base portion of the fin, which is recessed below the upper dielectric layer surface, includes a base channel region that separates first and second base source/drain regions. An upper channel region extends upwards from the base channel region and terminates in an upper fin surface disposed above the upper dielectric layer surface. A gate electrode straddles the upper channel region and is separated from the upper channel region by a gate dielectric. First and second epitaxial source/drain regions meet the first and second base source/drain regions, respectively, at first and second interfaces, respectively. The first and second interfaces are recessed in the opening and arranged below the upper dielectric layer surface.Type: ApplicationFiled: March 26, 2014Publication date: October 1, 2015Inventors: Ru-Shang Hsiao, Chien-Hsun Lin, Sheng-Fu Yu, Yu-Chang Liang, Kuan Yu Chen, Li-Yi Chen