Patents by Inventor Yu-Ho Chiang
Yu-Ho Chiang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11011636Abstract: A method for forming a FinFET device structure is provided. The method for forming a FinFET device structure includes forming a fin structure over a substrate, and forming a source/drain (S/D) structure over the fin structure. The method for forming a FinFET device structure also includes forming an inter-layer dielectric (ILD) structure covering the S/D structure, and forming a gate structure over the fin structure and adjacent to the S/D structure. The method for forming a FinFET device structure further includes forming a first hard mask layer over the gate structure, and forming a second hard mask layer over the first hard mask layer. In addition, the method for forming a FinFET device structure includes etching the ILD structure to form an opening exposing the S/D structure. The opening and a recess in the second hard mask layer are formed simultaneously.Type: GrantFiled: November 26, 2018Date of Patent: May 18, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Cheng-Han Wu, Yu-Ho Chiang, Jyh-Huei Chen, Jhon-Jhy Liaw
-
Patent number: 10868184Abstract: A FinFET device structure is provided. The FinFET device structure includes a fin structure formed over a substrate and a gate structure formed over the fin structure. The FinFET device structure also includes a contact formed over the fin structure and adjacent to the gate structure. The FinFET device structure further includes a first hard mask layer formed over the gate structure, and an upper portion of the first hard mask layer has an inverted-T shape. In addition, the FinFET device structure includes a second hard mask layer formed over the contact, and the second hard mask layer has a T shape.Type: GrantFiled: November 26, 2018Date of Patent: December 15, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yu-Ho Chiang, Cheng-Han Wu, Jyh-Huei Chen, Jhon-Jhy Liaw
-
Publication number: 20200105931Abstract: A method for forming a FinFET device structure is provided. The method for forming a FinFET device structure includes forming a fin structure over a substrate, and forming a source/drain (S/D) structure over the fin structure. The method for forming a FinFET device structure also includes forming an inter-layer dielectric (ILD) structure covering the S/D structure, and forming a gate structure over the fin structure and adjacent to the S/D structure. The method for forming a FinFET device structure further includes forming a first hard mask layer over the gate structure, and forming a second hard mask layer over the first hard mask layer. In addition, the method for forming a FinFET device structure includes etching the ILD structure to form an opening exposing the S/D structure. The opening and a recess in the second hard mask layer are formed simultaneously.Type: ApplicationFiled: November 26, 2018Publication date: April 2, 2020Inventors: Cheng-Han WU, Yu-Ho CHIANG, Jyh-Huei CHEN, Jhon-Jhy LIAW
-
Publication number: 20200044072Abstract: A FinFET device structure is provided. The FinFET device structure includes a fin structure formed over a substrate and a gate structure formed over the fin structure. The FinFET device structure also includes a contact formed over the fin structure and adjacent to the gate structure. The FinFET device structure further includes a first hard mask layer formed over the gate structure, and an upper portion of the first hard mask layer has an inverted-T shape. In addition, the FinFET device structure includes a second hard mask layer formed over the contact, and the second hard mask layer has a T shape.Type: ApplicationFiled: November 26, 2018Publication date: February 6, 2020Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yu-Ho CHIANG, Cheng-Han WU, Jyh-Huei CHEN, Jhon-Jhy LIAW
-
Patent number: 8928110Abstract: A dummy cell pattern includes a dummy diffusion pattern disposed within a predetermined region A; a trench isolation pattern encompassing the dummy diffusion pattern in the predetermined region A; a first dummy gate pattern disposed on the dummy diffusion pattern with two ends of the first dummy gate pattern extending above the trench isolation pattern, thereby forming overlapping areas C1 and C2; and a second dummy gate pattern directly on the trench isolation pattern forming an overlapping area C therebetween, wherein the combination of C1, C2 and C is about 5%-20% of the predetermined region A.Type: GrantFiled: September 9, 2011Date of Patent: January 6, 2015Assignee: United Microelectronics Corp.Inventors: Wai-Yi Lien, Yu-Ho Chiang, Tsung-Yen Pan
-
Publication number: 20130062707Abstract: A dummy cell pattern includes a dummy diffusion pattern disposed within a predetermined region A; a trench isolation pattern encompassing the dummy diffusion pattern in the predetermined region A; a first dummy gate pattern disposed on the dummy diffusion pattern with two ends of the first dummy gate pattern extending above the trench isolation pattern, thereby forming overlapping areas C1 and C2; and a second dummy gate pattern directly on the trench isolation pattern forming an overlapping area C therebetween, wherein the combination of C1, C2 and C is about 5%-20% of the predetermined region A.Type: ApplicationFiled: September 9, 2011Publication date: March 14, 2013Inventors: Wai-Yi Lien, Yu-Ho Chiang, Tsung-Yen Pan
-
Publication number: 20120256273Abstract: A method of unifying device performance within an integrated circuit die includes providing a layout of an integrated circuit die with multiple functional circuit blocks; filling a field between the multiple functional circuit blocks with dummy diffusion patterns; and filling the field between the multiple functional circuit blocks with dummy gate patterns such that the dummy gate patterns and the dummy diffusion patterns are completely overlapped.Type: ApplicationFiled: September 9, 2011Publication date: October 11, 2012Inventors: Yu-Ho Chiang, Ming-Tsung Chen, Wai-Yi Lien, Chih-Kai Hsu, Chun-Liang Hou
-
Patent number: 8133792Abstract: A structure of a capacitor set is described, including at least two capacitors that are disposed at the same position on a substrate and include a first capacitor and a second capacitor. The first capacitor includes multiple first capacitor units electrically connected with each other in parallel. The second capacitor includes multiple second capacitor units electrically connected with each other in parallel. The first and the second capacitor units are arranged spatially intermixing with each other to form an array.Type: GrantFiled: July 4, 2006Date of Patent: March 13, 2012Assignee: United Microelectronics Corp.Inventors: Victor-Chiang Liang, Chien-Kuo Yang, Hua-Chou Tseng, Chun-Yao Ko, Cheng-Wen Fan, Yu-Ho Chiang, Chih-Yuh Tzeng
-
Patent number: 8114752Abstract: A structure of a capacitor set is described, including at least two capacitors that are disposed at the same position on a substrate and include a first capacitor and a second capacitor. The first capacitor includes multiple first capacitor units electrically connected with each other in parallel. The second capacitor includes multiple second capacitor units electrically connected with each other in parallel. The first and the second capacitor units are arranged spatially intermixing with each other to form an array.Type: GrantFiled: February 6, 2010Date of Patent: February 14, 2012Assignee: United Microelectronics Corp.Inventors: Victor Chiang Liang, Chien-Kuo Yang, Hua-Chou Tseng, Chun-Yao Ko, Cheng-Wen Fan, Yu-Ho Chiang, Chih-Yuh Tzeng
-
Patent number: 7872292Abstract: A capacitance dielectric layer is provided. The capacitance dielectric layer includes a first dielectric layer, a second dielectric layer and a silicon nitride stacked layer. The silicon nitride stacked layer is disposed between the first dielectric layer and the second dielectric layer. The structure of the capacitance dielectric layer permits an increase in the capacitance per unit area by decreasing the thickness of the capacitance dielectric layer and eliminates the problems of having a raised leakage current and a diminished breakdown voltage.Type: GrantFiled: February 21, 2006Date of Patent: January 18, 2011Assignee: United Microelectronics Corp.Inventors: Chih-Chun Wang, Hsin-Hsing Chen, Yu-Ho Chiang
-
Patent number: 7745280Abstract: A metal-insulator-metal capacitor structure includes a lower electrode, a buffer layer, a barrier layer, a dielectric layer and an upper electrode. The lower electrode is disposed in the buffer layer. The barrier layer covers part of the lower electrode and is disposed between the lower electrode and the upper electrode. The buffer layer serves as an etching stop layer to define the dielectric layer. The dielectric layer in the metal-insulator-metal capacitor structure has a uniform and ideal thickness.Type: GrantFiled: May 29, 2008Date of Patent: June 29, 2010Assignee: United Microelectronics Corp.Inventor: Yu-Ho Chiang
-
Publication number: 20100140741Abstract: A structure of a capacitor set is described, including at least two capacitors that are disposed at the same position on a substrate and include a first capacitor and a second capacitor. The first capacitor includes multiple first capacitor units electrically connected with each other in parallel. The second capacitor includes multiple second capacitor units electrically connected with each other in parallel. The first and the second capacitor units are arranged spatially intermixing with each other to form an array.Type: ApplicationFiled: February 6, 2010Publication date: June 10, 2010Applicant: UNITED MICROELECTRONICS CORP.Inventors: Victor Chiang Liang, Chien-Kuo Yang, Hua-Chou Tseng, Chun-Yao Ko, Cheng-Wen Fan, Yu-Ho Chiang, Chih-Yuh Tzeng
-
Publication number: 20090293247Abstract: A metal-insulator-metal capacitor structure includes a lower electrode, a buffer layer, a barrier layer, a dielectric layer and an upper electrode. The lower electrode is disposed in the buffer layer. The barrier layer covers part of the lower electrode and is disposed between the lower electrode and the upper electrode. The buffer layer serves as an etching stop layer to define the dielectric layer. The dielectric layer in the metal-insulator-metal capacitor structure has a uniform and ideal thickness.Type: ApplicationFiled: May 29, 2008Publication date: December 3, 2009Inventor: Yu-Ho Chiang
-
Publication number: 20080113481Abstract: A capacitance dielectric layer is provided. The capacitance dielectric layer includes a first dielectric layer, a second dielectric layer and a silicon nitride stacked layer. The silicon nitride stacked layer is disposed between the first dielectric layer and the second dielectric layer. The structure of the capacitance dielectric layer permits an increase in the capacitance per unit area by decreasing the thickness of the capacitance dielectric layer and eliminates the problems of having a raised leakage current and a diminished breakdown voltage.Type: ApplicationFiled: January 15, 2008Publication date: May 15, 2008Inventors: Chih-Chun Wang, Hsin-Hsing Chen, Yu-Ho Chiang
-
Publication number: 20080012092Abstract: A structure of a capacitor set is described, including at least two capacitors that are disposed at the same position on a substrate and include a first capacitor and a second capacitor. The first capacitor includes multiple first capacitor units electrically connected with each other in parallel. The second capacitor includes multiple second capacitor units electrically connected with each other in parallel. The first and the second capacitor units are arranged spatially intermixing with each other to form an array.Type: ApplicationFiled: July 4, 2006Publication date: January 17, 2008Inventors: Victor-Chiang Liang, Chien-Kuo Yang, Hua-Chou Tseng, Chun-Yao Ko, Cheng-Wen Fan, Yu-Ho Chiang, Chih-Yuh Tzeng
-
Publication number: 20070196977Abstract: A capacitance dielectric layer is provided. The capacitance dielectric layer includes a first dielectric layer, a second dielectric layer and a silicon nitride stacked layer. The silicon nitride stacked layer is disposed between the first dielectric layer and the second dielectric layer. The structure of the capacitance dielectric layer permits an increase in the capacitance per unit area by decreasing the thickness of the capacitance dielectric layer and eliminates the problems of having a raised leakage current and a diminished breakdown voltage.Type: ApplicationFiled: February 21, 2006Publication date: August 23, 2007Inventors: Chih-Chun Wang, Hsin-Hsing Chen, Yu-Ho Chiang