Patents by Inventor Yu-Ho Chiang

Yu-Ho Chiang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 11011636
    Abstract: A method for forming a FinFET device structure is provided. The method for forming a FinFET device structure includes forming a fin structure over a substrate, and forming a source/drain (S/D) structure over the fin structure. The method for forming a FinFET device structure also includes forming an inter-layer dielectric (ILD) structure covering the S/D structure, and forming a gate structure over the fin structure and adjacent to the S/D structure. The method for forming a FinFET device structure further includes forming a first hard mask layer over the gate structure, and forming a second hard mask layer over the first hard mask layer. In addition, the method for forming a FinFET device structure includes etching the ILD structure to form an opening exposing the S/D structure. The opening and a recess in the second hard mask layer are formed simultaneously.
    Type: Grant
    Filed: November 26, 2018
    Date of Patent: May 18, 2021
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
    Inventors: Cheng-Han Wu, Yu-Ho Chiang, Jyh-Huei Chen, Jhon-Jhy Liaw
  • Patent number: 10868184
    Abstract: A FinFET device structure is provided. The FinFET device structure includes a fin structure formed over a substrate and a gate structure formed over the fin structure. The FinFET device structure also includes a contact formed over the fin structure and adjacent to the gate structure. The FinFET device structure further includes a first hard mask layer formed over the gate structure, and an upper portion of the first hard mask layer has an inverted-T shape. In addition, the FinFET device structure includes a second hard mask layer formed over the contact, and the second hard mask layer has a T shape.
    Type: Grant
    Filed: November 26, 2018
    Date of Patent: December 15, 2020
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
    Inventors: Yu-Ho Chiang, Cheng-Han Wu, Jyh-Huei Chen, Jhon-Jhy Liaw
  • Publication number: 20200105931
    Abstract: A method for forming a FinFET device structure is provided. The method for forming a FinFET device structure includes forming a fin structure over a substrate, and forming a source/drain (S/D) structure over the fin structure. The method for forming a FinFET device structure also includes forming an inter-layer dielectric (ILD) structure covering the S/D structure, and forming a gate structure over the fin structure and adjacent to the S/D structure. The method for forming a FinFET device structure further includes forming a first hard mask layer over the gate structure, and forming a second hard mask layer over the first hard mask layer. In addition, the method for forming a FinFET device structure includes etching the ILD structure to form an opening exposing the S/D structure. The opening and a recess in the second hard mask layer are formed simultaneously.
    Type: Application
    Filed: November 26, 2018
    Publication date: April 2, 2020
    Inventors: Cheng-Han WU, Yu-Ho CHIANG, Jyh-Huei CHEN, Jhon-Jhy LIAW
  • Publication number: 20200044072
    Abstract: A FinFET device structure is provided. The FinFET device structure includes a fin structure formed over a substrate and a gate structure formed over the fin structure. The FinFET device structure also includes a contact formed over the fin structure and adjacent to the gate structure. The FinFET device structure further includes a first hard mask layer formed over the gate structure, and an upper portion of the first hard mask layer has an inverted-T shape. In addition, the FinFET device structure includes a second hard mask layer formed over the contact, and the second hard mask layer has a T shape.
    Type: Application
    Filed: November 26, 2018
    Publication date: February 6, 2020
    Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Yu-Ho CHIANG, Cheng-Han WU, Jyh-Huei CHEN, Jhon-Jhy LIAW
  • Patent number: 8928110
    Abstract: A dummy cell pattern includes a dummy diffusion pattern disposed within a predetermined region A; a trench isolation pattern encompassing the dummy diffusion pattern in the predetermined region A; a first dummy gate pattern disposed on the dummy diffusion pattern with two ends of the first dummy gate pattern extending above the trench isolation pattern, thereby forming overlapping areas C1 and C2; and a second dummy gate pattern directly on the trench isolation pattern forming an overlapping area C therebetween, wherein the combination of C1, C2 and C is about 5%-20% of the predetermined region A.
    Type: Grant
    Filed: September 9, 2011
    Date of Patent: January 6, 2015
    Assignee: United Microelectronics Corp.
    Inventors: Wai-Yi Lien, Yu-Ho Chiang, Tsung-Yen Pan
  • Publication number: 20130062707
    Abstract: A dummy cell pattern includes a dummy diffusion pattern disposed within a predetermined region A; a trench isolation pattern encompassing the dummy diffusion pattern in the predetermined region A; a first dummy gate pattern disposed on the dummy diffusion pattern with two ends of the first dummy gate pattern extending above the trench isolation pattern, thereby forming overlapping areas C1 and C2; and a second dummy gate pattern directly on the trench isolation pattern forming an overlapping area C therebetween, wherein the combination of C1, C2 and C is about 5%-20% of the predetermined region A.
    Type: Application
    Filed: September 9, 2011
    Publication date: March 14, 2013
    Inventors: Wai-Yi Lien, Yu-Ho Chiang, Tsung-Yen Pan
  • Publication number: 20120256273
    Abstract: A method of unifying device performance within an integrated circuit die includes providing a layout of an integrated circuit die with multiple functional circuit blocks; filling a field between the multiple functional circuit blocks with dummy diffusion patterns; and filling the field between the multiple functional circuit blocks with dummy gate patterns such that the dummy gate patterns and the dummy diffusion patterns are completely overlapped.
    Type: Application
    Filed: September 9, 2011
    Publication date: October 11, 2012
    Inventors: Yu-Ho Chiang, Ming-Tsung Chen, Wai-Yi Lien, Chih-Kai Hsu, Chun-Liang Hou
  • Patent number: 8133792
    Abstract: A structure of a capacitor set is described, including at least two capacitors that are disposed at the same position on a substrate and include a first capacitor and a second capacitor. The first capacitor includes multiple first capacitor units electrically connected with each other in parallel. The second capacitor includes multiple second capacitor units electrically connected with each other in parallel. The first and the second capacitor units are arranged spatially intermixing with each other to form an array.
    Type: Grant
    Filed: July 4, 2006
    Date of Patent: March 13, 2012
    Assignee: United Microelectronics Corp.
    Inventors: Victor-Chiang Liang, Chien-Kuo Yang, Hua-Chou Tseng, Chun-Yao Ko, Cheng-Wen Fan, Yu-Ho Chiang, Chih-Yuh Tzeng
  • Patent number: 8114752
    Abstract: A structure of a capacitor set is described, including at least two capacitors that are disposed at the same position on a substrate and include a first capacitor and a second capacitor. The first capacitor includes multiple first capacitor units electrically connected with each other in parallel. The second capacitor includes multiple second capacitor units electrically connected with each other in parallel. The first and the second capacitor units are arranged spatially intermixing with each other to form an array.
    Type: Grant
    Filed: February 6, 2010
    Date of Patent: February 14, 2012
    Assignee: United Microelectronics Corp.
    Inventors: Victor Chiang Liang, Chien-Kuo Yang, Hua-Chou Tseng, Chun-Yao Ko, Cheng-Wen Fan, Yu-Ho Chiang, Chih-Yuh Tzeng
  • Patent number: 7872292
    Abstract: A capacitance dielectric layer is provided. The capacitance dielectric layer includes a first dielectric layer, a second dielectric layer and a silicon nitride stacked layer. The silicon nitride stacked layer is disposed between the first dielectric layer and the second dielectric layer. The structure of the capacitance dielectric layer permits an increase in the capacitance per unit area by decreasing the thickness of the capacitance dielectric layer and eliminates the problems of having a raised leakage current and a diminished breakdown voltage.
    Type: Grant
    Filed: February 21, 2006
    Date of Patent: January 18, 2011
    Assignee: United Microelectronics Corp.
    Inventors: Chih-Chun Wang, Hsin-Hsing Chen, Yu-Ho Chiang
  • Patent number: 7745280
    Abstract: A metal-insulator-metal capacitor structure includes a lower electrode, a buffer layer, a barrier layer, a dielectric layer and an upper electrode. The lower electrode is disposed in the buffer layer. The barrier layer covers part of the lower electrode and is disposed between the lower electrode and the upper electrode. The buffer layer serves as an etching stop layer to define the dielectric layer. The dielectric layer in the metal-insulator-metal capacitor structure has a uniform and ideal thickness.
    Type: Grant
    Filed: May 29, 2008
    Date of Patent: June 29, 2010
    Assignee: United Microelectronics Corp.
    Inventor: Yu-Ho Chiang
  • Publication number: 20100140741
    Abstract: A structure of a capacitor set is described, including at least two capacitors that are disposed at the same position on a substrate and include a first capacitor and a second capacitor. The first capacitor includes multiple first capacitor units electrically connected with each other in parallel. The second capacitor includes multiple second capacitor units electrically connected with each other in parallel. The first and the second capacitor units are arranged spatially intermixing with each other to form an array.
    Type: Application
    Filed: February 6, 2010
    Publication date: June 10, 2010
    Applicant: UNITED MICROELECTRONICS CORP.
    Inventors: Victor Chiang Liang, Chien-Kuo Yang, Hua-Chou Tseng, Chun-Yao Ko, Cheng-Wen Fan, Yu-Ho Chiang, Chih-Yuh Tzeng
  • Publication number: 20090293247
    Abstract: A metal-insulator-metal capacitor structure includes a lower electrode, a buffer layer, a barrier layer, a dielectric layer and an upper electrode. The lower electrode is disposed in the buffer layer. The barrier layer covers part of the lower electrode and is disposed between the lower electrode and the upper electrode. The buffer layer serves as an etching stop layer to define the dielectric layer. The dielectric layer in the metal-insulator-metal capacitor structure has a uniform and ideal thickness.
    Type: Application
    Filed: May 29, 2008
    Publication date: December 3, 2009
    Inventor: Yu-Ho Chiang
  • Publication number: 20080113481
    Abstract: A capacitance dielectric layer is provided. The capacitance dielectric layer includes a first dielectric layer, a second dielectric layer and a silicon nitride stacked layer. The silicon nitride stacked layer is disposed between the first dielectric layer and the second dielectric layer. The structure of the capacitance dielectric layer permits an increase in the capacitance per unit area by decreasing the thickness of the capacitance dielectric layer and eliminates the problems of having a raised leakage current and a diminished breakdown voltage.
    Type: Application
    Filed: January 15, 2008
    Publication date: May 15, 2008
    Inventors: Chih-Chun Wang, Hsin-Hsing Chen, Yu-Ho Chiang
  • Publication number: 20080012092
    Abstract: A structure of a capacitor set is described, including at least two capacitors that are disposed at the same position on a substrate and include a first capacitor and a second capacitor. The first capacitor includes multiple first capacitor units electrically connected with each other in parallel. The second capacitor includes multiple second capacitor units electrically connected with each other in parallel. The first and the second capacitor units are arranged spatially intermixing with each other to form an array.
    Type: Application
    Filed: July 4, 2006
    Publication date: January 17, 2008
    Inventors: Victor-Chiang Liang, Chien-Kuo Yang, Hua-Chou Tseng, Chun-Yao Ko, Cheng-Wen Fan, Yu-Ho Chiang, Chih-Yuh Tzeng
  • Publication number: 20070196977
    Abstract: A capacitance dielectric layer is provided. The capacitance dielectric layer includes a first dielectric layer, a second dielectric layer and a silicon nitride stacked layer. The silicon nitride stacked layer is disposed between the first dielectric layer and the second dielectric layer. The structure of the capacitance dielectric layer permits an increase in the capacitance per unit area by decreasing the thickness of the capacitance dielectric layer and eliminates the problems of having a raised leakage current and a diminished breakdown voltage.
    Type: Application
    Filed: February 21, 2006
    Publication date: August 23, 2007
    Inventors: Chih-Chun Wang, Hsin-Hsing Chen, Yu-Ho Chiang