Patents by Inventor Yu-Shan Hu
Yu-Shan Hu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11839020Abstract: A trace embedded probe device includes a circuit board including an insulating layer unit whose upper surface has first recesses and a second recess located therebetween, grounding traces and a signal trace whose trace main bodies are disposed in the recesses respectively and flush in elevation with the upper surface, and a grounding layer disposed on a lower surface of the insulating layer unit and connected with the grounding traces by conductive vias penetrating through the first recesses and the lower surface and provided therein with conductive layers. The trace main bodies, grounding layer and conductive layers are made of a same metal material. Probes are disposed on the grounding and signal traces respectively. The probe device is easy in control of distance, width, thickness and surface roughness of the traces, and beneficial to achieve the requirements of thin copper traces, fine pitch and high frequency testing.Type: GrantFiled: March 22, 2022Date of Patent: December 5, 2023Assignee: MPI CORPORATIONInventors: Yu-Shan Hu, Yi-Lung Lee, Shao-Lun Wei, Yu-Wen Chou
-
Publication number: 20230065896Abstract: A probe card and a wafer testing assembly thereof are provided. The wafer testing assembly includes a printed circuit board, a space transformer, a plurality of copper pillars and a plurality of strengthening structure units. The printed circuit board includes a bottom surface and a plurality of first contacts arranged on the bottom surface. The space transformer includes a top surface and a plurality of second contacts. The second contacts are arranged on the top surface and corresponding to the first contacts. The copper pillars are respectively arranged between the first contacts and the second contacts. Two ends of each of the copper pillars are respectively electrically connected to the first contacts and the second contacts. The strengthening structure units are arranged on the bottom surface of the printed circuit board and respectively surrounding the copper pillars.Type: ApplicationFiled: July 1, 2022Publication date: March 2, 2023Applicant: MPI CorporationInventors: Yi-Chien Tsai, Huo-Kang Hsu, Yu-Wen Chou, Yu-Shan Hu
-
Publication number: 20220349919Abstract: A probe installation circuit board includes an insulating layer provided on upper and lower surfaces thereof with a trace structure including two grounding traces and a signal trace located therebetween, and a grounding layer. Each grounding trace is connected with the grounding layer by at least one conductive via including a through hole penetrating through the grounding trace and the insulating layer, and a conductive layer disposed therein to electrically connect the grounding trace and layer. The signal trace and the conductive layers are made of a metal material. The grounding layer and traces are made of another metal material. A probe device includes the circuit board and three probes disposed on the traces respectively. The present invention is capable of thin copper traces and lowered trace surface roughness, easy in control of trace distance, width and thickness, and beneficial to achieve the fine pitch requirement.Type: ApplicationFiled: April 22, 2022Publication date: November 3, 2022Applicant: MPI CORPORATIONInventors: YU-SHAN HU, SHAO-LUN WEI, YI-LUNG LEE, YU-WEN CHOU
-
Publication number: 20220312583Abstract: A trace embedded probe device includes a circuit board including an insulating layer unit whose upper surface has first recesses and a second recess located therebetween, grounding traces and a signal trace whose trace main bodies are disposed in the recesses respectively and flush in elevation with the upper surface, and a grounding layer disposed on a lower surface of the insulating layer unit and connected with the grounding traces by conductive vias penetrating through the first recesses and the lower surface and provided therein with conductive layers. The trace main bodies, grounding layer and conductive layers are made of a same metal material. Probes are disposed on the grounding and signal traces respectively. The probe device is easy in control of distance, width, thickness and surface roughness of the traces, and beneficial to achieve the requirements of thin copper traces, fine pitch and high frequency testing.Type: ApplicationFiled: March 22, 2022Publication date: September 29, 2022Applicant: MPI CORPORATIONInventors: Yu-Shan HU, Yi-Lung LEE, Shao-Lun WEI, Yu-Wen CHOU
-
Patent number: 9892988Abstract: A semiconductor packaging structure and a manufacturing method for the same are disclosed. The semiconductor packaging structure includes a chip, a dielectric layer and a plurality of redistribution circuit layers. The chip has a plurality of connection pads. The dielectric layer is disposed on the chip and defined with a plurality of containers therein. The connection pads are exposed from the containers, respectively. The redistribution circuit layers are disposed within the containers and electrically connected with the connection pads, respectively. Via these arrangements, the bonding surfaces between the redistribution circuit layers and the dielectric layer can be increased.Type: GrantFiled: May 14, 2014Date of Patent: February 13, 2018Assignee: Dawning Leading Technology Inc.Inventors: Yu-Shan Hu, Diann-Fang Lin
-
Patent number: 9478512Abstract: A semiconductor packaging structure includes a chip, a metal barrier layer, a dielectric layer and two metal seed layers. The chip has a top surface, connection pads on the top surface, and a passivation layer on the top surface and partly covering the connection pads. The metal barrier layer is disposed on each of the connection pads; the dielectric layer is disposed on the passivation layer and the metal barrier layer, and has through holes to expose the metal barrier layer. The first of the metal seed layers is disposed on the dielectric layer and the exposed metal barrier layer, while the second metal seed layer is disposed on the first metal seed layer. Therefore, the metal barrier layer can effectively prevent damage to the connection pads of the chip during the manufacturing process.Type: GrantFiled: February 11, 2015Date of Patent: October 25, 2016Assignee: DAWNING LEADING TECHNOLOGY INC.Inventor: Yu-Shan Hu
-
Publication number: 20160233182Abstract: A semiconductor packaging structure includes a chip, a metal barrier layer, a dielectric layer and two metal seed layers. The chip has a top surface, connection pads on the top surface, and a passivation layer on the top surface and partly covering the connection pads. The metal barrier layer is disposed on each of the connection pads; the dielectric layer is disposed on the passivation layer and the metal barrier layer, and has through holes to expose the metal barrier layer. The first of the metal seed layers is disposed on the dielectric layer and the exposed metal barrier layer, while the second metal seed layer is disposed on the first metal seed layer. Therefore, the metal barrier layer can effectively prevent damage to the connection pads of the chip during the manufacturing process.Type: ApplicationFiled: February 11, 2015Publication date: August 11, 2016Inventor: Yu-Shan HU
-
Patent number: 9111948Abstract: A semiconductor package structure is provided, including: a semiconductor chip having electrode pads disposed thereon and metal bumps disposed on the electrode pads; an encapsulant encapsulating the semiconductor chip; a dielectric layer formed on the encapsulant and having a plurality of patterned intaglios formed therein for exposing the metal bumps; a wiring layer formed in the patterned intaglios of the dielectric layer and electrically connected to the metal bumps; and a metal foil having a plurality of metal posts disposed on a surface thereof such that the metal foil is disposed on the encapsulant with the metal posts penetrating the encapsulant so as to extend to the inactive surface of the semiconductor chip. Compared with the prior art, the present invention reduces the overall thickness of the package structure, increases the electrical transmission efficiency and improves the heat dissipating effect.Type: GrantFiled: December 3, 2013Date of Patent: August 18, 2015Assignee: Unimicron Technology CorporationInventors: Tzyy-Jang Tseng, Dyi-Chung Hu, Yu-Shan Hu
-
Publication number: 20150228596Abstract: A semiconductor packaging structure and a manufacturing method for the same are disclosed. The semiconductor packaging structure includes a chip, a dielectric layer and a plurality of redistribution circuit layers. The chip has a plurality of connection pads. The dielectric layer is disposed on the chip and defined with a plurality of containers therein. The connection pads are exposed from the containers, respectively. The redistribution circuit layers are disposed within the containers and electrically connected with the connection pads, respectively. Via these arrangements, the bonding surfaces between the redistribution circuit layers and the dielectric layer can be increased.Type: ApplicationFiled: May 14, 2014Publication date: August 13, 2015Applicant: DAWNING LEADING TECHNOLOGY INC.Inventors: Yu-Shan HU, Diann-Fang LIN
-
Patent number: 8749048Abstract: The present invention discloses a semiconductor device package structure with redistribution layer (RDL) and through silicon via (TSV) techniques. The package structure comprises an electronic element which includes an dielectric layer on a backside surface of the electronic element, a plurality of first conductive through vias across through the electronic element and the dielectric layer, and a plurality of conductive pads accompanying with the first conductive through vias on an active surface of the electronic element; a filler material disposed adjacent to the electronic element; a first redistribution layer disposed over the dielectric layer and the filler material, and connected to the first conductive through vias; a first protective layer disposed over the active surface of the electronic element, the conductive pads, and the filler material; and a second protective layer disposed over the redistribution layer, the dielectric layer, and the filler material.Type: GrantFiled: April 21, 2011Date of Patent: June 10, 2014Assignee: ADL Engineering Inc.Inventors: Diann-Fang Lin, Yu-Shan Hu
-
Patent number: 8709865Abstract: A packaging substrate having a through-holed interposer embedded therein and a fabrication method of the packaging substrate are provided, where the packaging substrate includes: a molding layer having opposite first and second surfaces; a through-holed interposer embedded in the molding layer and flush with the second surface; a redistribution-layer structure embedded in the molding layer and disposed on the through-holed interposer and having a plurality of electrode pads exposed from the first surface of the molding layer; and a built-up structure disposed on the second surface of the molding layer and electrically connected to the through-holed interposer.Type: GrantFiled: August 17, 2012Date of Patent: April 29, 2014Assignee: Unimicron Technology CorporationInventors: Yu-Shan Hu, Dyi-Chung Hu, Tzyy-Jang Tseng
-
Publication number: 20140084463Abstract: A semiconductor package structure is provided, including: a semiconductor chip having electrode pads disposed thereon and metal bumps disposed on the electrode pads; an encapsulant encapsulating the semiconductor chip; a dielectric layer formed on the encapsulant and having a plurality of patterned intaglios formed therein for exposing the metal bumps; a wiring layer formed in the patterned intaglios of the dielectric layer and electrically connected to the metal bumps; and a metal foil having a plurality of metal posts disposed on a surface thereof such that the metal foil is disposed on the encapsulant with the metal posts penetrating the encapsulant so as to extend to the inactive surface of the semiconductor chip. Compared with the prior art, the present invention reduces the overall thickness of the package structure, increases the electrical transmission efficiency and improves the heat dissipating effect.Type: ApplicationFiled: December 3, 2013Publication date: March 27, 2014Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventors: Tzyy-Jang Tseng, Dyi-Chung Hu, Yu-Shan Hu
-
Patent number: 8637402Abstract: The conductive line structure of a semiconductor device including a base; at least one patterned conductive layer formed over the base; a conductive line formed over the at least one patterned conductive layer; a protection layer that encompasses the top surface and sidewall of the conductive line to prevent undercut generated by etching. The structure further comprises an underlying layer under the conductive line. The underlying layer includes Ni, Cu or Pt. The conductive line includes gold or copper. The at least one patterned conductive layer includes at least Ti/Cu. The protection layer includes electro-less plating Sn, Au, Ag or Ni.Type: GrantFiled: December 5, 2011Date of Patent: January 28, 2014Assignee: ADL Engineering Inc.Inventors: Yu-Shan Hu, Ming-Chih Chen, Dyi-Chung Hu
-
Patent number: 8633061Abstract: A package structure includes a metal sheet having perforations; a semiconductor chip having an active surface and an opposite inactive surface, wherein the active surface has electrode pads thereon, conductive bumps are disposed on the electrode pads, the semiconductor chip is combined with the metal sheet via the inactive surface thereof, a protective buffer layer is formed on the active surface to cover the conductive bumps, and the perforations are arranged around a periphery of the inactive surface of the semiconductor chip; an encapsulant formed on the metal sheet and in the perforations, for encapsulating the semiconductor chip and exposing the protective buffer layer; and a circuit fan-out layer formed on the encapsulant and the protective buffer layer and having conductive vias penetrating the protective buffer layer and electrically connecting to the conductive bumps. A method of fabricating the package structure and a package-on-package device including the package structure are also provided.Type: GrantFiled: July 23, 2013Date of Patent: January 21, 2014Assignee: Unimicron Technology CorporationInventors: Tzyy-Jang Tseng, Dyi-Chung Hu, Yu-Shan Hu
-
Patent number: 8624366Abstract: A semiconductor package structure is provided, including: a semiconductor chip having electrode pads disposed thereon and metal bumps disposed on the electrode pads; an encapsulant encapsulating the semiconductor chip; a dielectric layer formed on the encapsulant and having a plurality of patterned intaglios formed therein for exposing the metal bumps; a wiring layer formed in the patterned intaglios of the dielectric layer and electrically connected to the metal bumps; and a metal foil having a plurality of metal posts disposed on a surface thereof such that the metal foil is disposed on the encapsulant with the metal posts penetrating the encapsulant so as to extend to the inactive surface of the semiconductor chip. Compared with the prior art, the present invention reduces the overall thickness of the package structure, increases the electrical transmission efficiency and improves the heat dissipating effect.Type: GrantFiled: April 26, 2012Date of Patent: January 7, 2014Assignee: Unimicron Technology CorporationInventors: Tzyy-Jang Tseng, Dyi-Chung Hu, Yu-Shan Hu
-
Publication number: 20130309817Abstract: A package structure includes a metal sheet having perforations; a semiconductor chip having an active surface and an opposite inactive surface, wherein the active surface has electrode pads thereon, conductive bumps are disposed on the electrode pads, the semiconductor chip is combined with the metal sheet via the inactive surface thereof, a protective buffer layer is formed on the active surface to cover the conductive bumps, and the perforations are arranged around a periphery of the inactive surface of the semiconductor chip; an encapsulant formed on the metal sheet and in the perforations, for encapsulating the semiconductor chip and exposing the protective buffer layer; and a circuit fan-out layer formed on the encapsulant and the protective buffer layer and having conductive vias penetrating the protective buffer layer and electrically connecting to the conductive bumps. A method of fabricating the package structure and a package-on-package device including the package structure are also provided.Type: ApplicationFiled: July 23, 2013Publication date: November 21, 2013Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventors: Tzyy-Jang Tseng, Dyi-Chung Hu, Yu-Shan Hu
-
Patent number: 8513796Abstract: A package structure, a method of fabricating the package structure, and a package-on-package device are provided, where the package structure includes a metal sheet having perforations and a semiconductor chip including an active surface having electrode pads thereon, where the semiconductor chip is combined with the metal sheet via an inactive surface thereof. Also, a protective buffer layer is formed on the active surface to cover the conductive bumps, and the perforations are arranged around a periphery of the inactive surface of the semiconductor chip. Further, an encapsulant is formed on the metal sheet and in the perforations, for encapsulating the semiconductor chip and exposing the protective buffer layer; and a circuit fan-out layer is formed on the encapsulant and the protective buffer layer and having conductive vias penetrating the protective buffer layer and electrically connecting to the conductive bumps.Type: GrantFiled: March 6, 2012Date of Patent: August 20, 2013Assignee: Unimicron Technology CorporationInventors: Tzyy-Jang Tseng, Dyi-Chung Hu, Yu-Shan Hu
-
Publication number: 20130040427Abstract: A packaging substrate having a through-holed interposer embedded therein and a fabrication method of the packaging substrate are provided, where the packaging substrate includes: a molding layer having opposite first and second surfaces; a through-holed interposer embedded in the molding layer and flush with the second surface; a redistribution-layer structure embedded in the molding layer and disposed on the through-holed interposer and having a plurality of electrode pads exposed from the first surface of the molding layer; and a built-up structure disposed on the second surface of the molding layer and electrically connected to the through-holed interposer.Type: ApplicationFiled: August 17, 2012Publication date: February 14, 2013Applicant: Unimicron Technology CorporationInventors: Yu-Shan Hu, Dyi-Chung Hu, Tzyy-Jang Tseng
-
Patent number: 8304923Abstract: A chip packaging structure comprising a chip, a plurality of conductive pillars surrounding the chip, an encapsulation encapsulating the chip and the conductive pillars, and a connecting layer is provided. The encapsulation has a first side and a second side corresponding to the first side. The connecting layer is disposed at the first side of the encapsulation and electrically connected between the chip and the conductive pillars. Furthermore, a chip packaging process accompanying the chip packaging structure is also provided. The chip packaging structure is more useful and powerful and is suitable for various chip packaging applications, and the chip packaging process can reduce the manufacturing time and save the production cost.Type: GrantFiled: March 29, 2007Date of Patent: November 6, 2012Assignee: ADL Engineering Inc.Inventors: Dyi-Chung Hu, Yu-Shan Hu, Chih-Wei Lin
-
Publication number: 20120273930Abstract: A semiconductor package structure is provided, including: a semiconductor chip having electrode pads disposed thereon and metal bumps disposed on the electrode pads; an encapsulant encapsulating the semiconductor chip; a dielectric layer formed on the encapsulant and having a plurality of patterned intaglios formed therein for exposing the metal bumps; a wiring layer formed in the patterned intaglios of the dielectric layer and electrically connected to the metal bumps; and a metal foil having a plurality of metal posts disposed on a surface thereof such that the metal foil is disposed on the encapsulant with the metal posts penetrating the encapsulant so as to extend to the inactive surface of the semiconductor chip. Compared with the prior art, the present invention reduces the overall thickness of the package structure, increases the electrical transmission efficiency and improves the heat dissipating effect.Type: ApplicationFiled: April 26, 2012Publication date: November 1, 2012Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventors: Tzyy-Jang Tseng, Dyi-Chung Hu, Yu-Shan Hu