Patents by Inventor Yu Tsao Hsing
Yu Tsao Hsing has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8744796Abstract: The present invention discloses an algorithm integrating system and an integrating method thereof. The algorithm integrating system comprises a receiving module, an analyzing module, and a processing module. The receiving module receives at least one test algorithm. The analyzing module is connected to the receiving module and analyzes the at least one test algorithm to obtain at least one basic element from the at least one test algorithm. The processing module is connected to the analyzing module and screen out the at least one non-duplicate basic element based on the at least one basic element. Then, the processing module integrates the at least one non-duplicate basic element and generates a testing module.Type: GrantFiled: April 18, 2011Date of Patent: June 3, 2014Assignee: HOY Technologies Co., Ltd.Inventors: Chun-Chia Chen, Li-Ming Teng, Yu-Tsao Hsing
-
Patent number: 8307261Abstract: A management method for a non-volatile memory comprises the steps of providing the non-volatile memory with at least one block having a plurality of pages to store user data and parity data; dividing at least one of the pages into a plurality of partitions each including the user data and parity data; determining codeword length of each of the partitions, the codeword length comprising message length with sufficient storage to store the user data and parity length storing the parity data; and storing extra parity data in the partition with the codeword length. When storing extra parity data in the codeword length, the parity length is increased and the message length is decreased.Type: GrantFiled: May 4, 2009Date of Patent: November 6, 2012Assignee: National Tsing Hua UniversityInventors: Cheng Wen Wu, Te Hsuan Chen, Yu Ying Hsiao, Yu Tsao Hsing
-
Patent number: 8281199Abstract: A hybrid self-test circuit structure comprises a plurality of input terminals and a plurality of output terminals for testing a plurality of memory units. The circuit structure comprises a first level functional unit for driving a plurality of first output terminals electrically coupled to the first level functional unit to output an output signal according to an external control signal transmitted from the outside; a plurality of second level functional units for receiving the output signal and generating a test signal according to the output signal and outputting the test signal to the memory units; a parallel interface parallelly installed between the first level functional unit and at least one of the second level functional units; and a serial interface serially installed between the first level functional unit and at least one of the second level functional units.Type: GrantFiled: May 3, 2010Date of Patent: October 2, 2012Assignee: Hoy Technologies, Co., Ltd.Inventors: Yu-Tsao Hsing, Li-Ming Teng
-
Publication number: 20120124441Abstract: The present invention discloses an embedded testing module and testing method thereof which encodes one or more test commands to reduce the storage space required by a testing memory. In addition, most functions of automatic test equipment can be replaced by the present invention, in which, through the testing memory according to the present invention, if errors are found during testing, the error information will be transmitted to the external automatic test equipment and the error information can be optionally recorded in a memory. A test operator can get detailed descriptions from the error information stored in the memory, so the test operator can save time for subsequent debugging and tracking operations concerning the errors.Type: ApplicationFiled: January 5, 2011Publication date: May 17, 2012Applicant: HOY TECHNOLOGIES COInventors: LI-MING TENG, YU-TSAO HSING
-
Publication number: 20120089360Abstract: The present invention discloses an algorithm integrating system and an integrating method thereof. The algorithm integrating system comprises a receiving module, an analyzing module, and a processing module. The receiving module receives at least one test algorithm. The analyzing module is connected to the receiving module and analyzes the at least one test algorithm to obtain at least one basic element from the at least one test algorithm. The processing module is connected to the analyzing module and screen out the at least one non-duplicate basic element based on the at least one basic element. Then, the processing module integrates the at least one non-duplicate basic element and generates a testing module.Type: ApplicationFiled: April 18, 2011Publication date: April 12, 2012Applicant: HOY TECHNOLOGIES CO, LTD.Inventors: Chun-Chia Chen, Li-Ming Teng, Yu-Tsao Hsing
-
Publication number: 20110267071Abstract: A hybrid self-test circuit structure comprises a plurality of input terminals and a plurality of output terminals for testing a plurality of memory units. The circuit structure comprises a first level functional unit for driving a plurality of first output terminals electrically coupled to the first level functional unit to output an output signal according to an external control signal transmitted from the outside; a plurality of second level functional units for receiving the output signal and generating a test signal according to the output signal and outputting the test signal to the memory units; a parallel interface parallelly installed between the first level functional unit and at least one of the second level functional units; and a serial interface serially installed between the first level functional unit and at least one of the second level functional units.Type: ApplicationFiled: May 3, 2010Publication date: November 3, 2011Applicant: HOY TECHNOLOGIES CO., LTD.Inventors: Yu-Tsao Hsing, Li-Ming Teng
-
Patent number: 7904768Abstract: A probing system for an integrated circuit device, which transmits a testing data/signal between an automatic test equipment (ATE) and an integrated circuit device, is disclosed. The probing system includes a test head having a first transceiving module. There is a test station having a test unit coupled to the test head to perform a test operation. A communication module has a second transceiving module configured to exchange data with the first transceiving module in a wireless manner. There is an integrated circuit device having a core circuit being tested, and a test module having a self-test circuit coupled to the core circuit and the communication module for performing the core circuit self-testing.Type: GrantFiled: May 3, 2008Date of Patent: March 8, 2011Assignee: National Tsing Hua UniversityInventors: Cheng-Wen Wu, Chih-Tsun Huang, Yu-Tsao Hsing
-
Publication number: 20100332177Abstract: A test access control apparatus includes test access mechanism (TAM) buses and an extended IEEE 1149.1 Test Access Port (TAP) Controller. The TAM buses support memory built-in-self-test (BIST) circuit for the memory known-good-die (KGD) test, scan chains for the logic KGD test; and through-silicon-via (TSV) chains that are configured to conduct the TSV test that verifies any defect in vertical interconnects between any two chip layers of the stacked chip device. The TAP Controller is coupled to the TAM buses and is configured to control the memory KGD test, the logic KGD test and the TSV test between two chip layers. A cost-effective connection or configuration of test access control apparatus in 3D-IC is also present.Type: ApplicationFiled: June 30, 2009Publication date: December 30, 2010Applicant: NATIONAL TSING HUA UNIVERSITYInventors: CHENG WEN WU, CHIH YEN LO, YU TSAO HSING
-
Publication number: 20100281341Abstract: A management method for a non-volatile memory comprises the steps of providing the non-volatile memory with at least one block having a plurality of pages to store user data and parity data; dividing at least one of the pages into a plurality of partitions each including the user data and parity data; determining codeword length of each of the partitions, the codeword length comprising message length with sufficient storage to store the user data and parity length storing the parity data; and storing extra parity data in the partition with the codeword length. When storing extra parity data in the codeword length, the parity length is increased and the message length is decreased.Type: ApplicationFiled: May 4, 2009Publication date: November 4, 2010Applicant: NATIONAL TSING HUA UNIVERSITYInventors: CHENG WEN WU, TE HSUAN CHEN, YU YING HSIAO, YU TSAO HSING
-
Patent number: 7675309Abstract: A probing system for integrated circuit device, which transmits testing data/signal between an automatic test equipment (ATE) and an integrated circuit device, is disclosed. The probing system comprising a test head having a first transceiving module; a test station having a test unit couple to the test head to perform test operation; a communication module having a second transceiving module configured to exchange data with the first transceiving module; an integrated circuit device having at least one core circuit being tested; and at least one test module having a self-test circuit couple to the core circuit and the communication module for performing the core circuit self-testing.Type: GrantFiled: April 16, 2009Date of Patent: March 9, 2010Assignee: National Tsing Hua UniversityInventors: Cheng Wen Wu, Chih Tsun Huang, Yu Tsao Hsing
-
Publication number: 20090201039Abstract: A probing system for integrated circuit device, which transmits testing data/signal between an automatic test equipment (ATE) and an integrated circuit device, is disclosed. The probing system comprising a test head having a first transceiving module; a test station having a test unit couple to the test head to perform test operation; a communication module having a second transceiving module configured to exchange data with the first transceiving module; an integrated circuit device having at least one core circuit being tested; and at least one test module having a self-test circuit couple to the core circuit and the communication module for performing the core circuit self-testing.Type: ApplicationFiled: April 16, 2009Publication date: August 13, 2009Applicant: NATIONAL TSING HUA UNIVERSITYInventors: CHENG WEN WU, CHIH TSUN HUANG, YU TSAO HSING
-
Publication number: 20080209293Abstract: A probing system for integrated circuit device, which transmits testing data/signal between an automatic test equipment (ATE) and an integrated circuit device, is disclosed. The probing system includes test head having a first transceiving module. There is a test station having a test unit coupled to the test head to perform test operation. A communication module has a second transceiving module configured to exchange data with the first transceiving module in a wireless manner. There is an integrated circuit device having a core circuit being tested, and a test module having a self-test circuit coupled to the core circuit and the communication module for performing the core circuit self-testing.Type: ApplicationFiled: May 3, 2008Publication date: August 28, 2008Applicant: NATIONAL TSING HUA UNIVERSITYInventors: Cheng Wen WU, Chih Tsun Huang, Yu Tsao Hsing
-
Publication number: 20070232240Abstract: The present invention discloses a probing system for integrated circuit devices, which transmits testing data between an automatic test equipment (ATE) and an integrated circuit device. The ATE includes a first transceiving module, and the integrated circuit device includes a core circuit, a built-in self-test (BIST) circuit electrically connected to the core circuit, a controller configured to control the operation of the BIST circuit, and a second transceiving module configured to exchange testing data with the first transceiving module. Preferably, the integrated circuit device further includes a clock generator and a power regulator electrically connected to the second transceiving module, wherein the ATE transmits a radio frequency signal via the first transceiving module, and the second transceiving module receives the radio frequency signal to drive the power regulator to generate power for the integrated circuit device to initiate the BIST circuit.Type: ApplicationFiled: June 12, 2007Publication date: October 4, 2007Applicant: NATIONAL TSING HUA UNIVERSITYInventors: Cheng-Wen Wu, Chih-Tsun Huang, Yu-Tsao Hsing
-
Publication number: 20060252375Abstract: The present invention discloses a probing system for integrated circuit devices, which transmits testing data between an automatic test equipment (ATE) and an integrated circuit device. The ATE includes a first transceiving module, and the integrated circuit device includes a core circuit, a built-in self-test (BIST) circuit electrically connected to the core circuit, a controller configured to control the operation of the BIST circuit, and a second transceiving module configured to exchange testing data with the first transceiving module. Preferably, the integrated circuit device further includes a clock generator and a power regulator electrically connected to the second transceiving module, wherein the ATE transmits a radio frequency signal via the first transceiving module, and the second transceiving module receives the radio frequency signal to drive the power regulator to generate power for the integrated circuit device to initiate the BIST circuit.Type: ApplicationFiled: August 12, 2005Publication date: November 9, 2006Applicant: NATIONAL TSING HUA UNIVERSITYInventors: Cheng-Wen Wu, Chih-Tsun Huang, Yu-Tsao Hsing