Patents by Inventor Yue-Feng Chen
Yue-Feng Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240137006Abstract: The disclosed technology generally relates to quartz crystal devices and more particularly to quartz crystal devices configured to vibrate in torsional mode. In one aspect, a quartz crystal device configured for temperature sensing comprises a fork-shaped quartz crystal comprising a pair of elongate tines laterally extending from a base region in a horizontal lengthwise direction of the fork-shaped quartz crystal, wherein each of the tines has formed on one or both of opposing sides thereof a pair of vertically recessed groove structures laterally elongated in the horizontal lengthwise direction, wherein the pair of groove structures are separated in a horizontal widthwise direction by a line structure.Type: ApplicationFiled: May 17, 2023Publication date: April 25, 2024Inventors: Yue Fang, Jian Feng Chen
-
Patent number: 11860804Abstract: A direct memory access (DMA) controller, an electronic device that uses the DMA controller, and a method of operating the DMA controller are provided. The DMA controller is configured to access a memory that contains a privilege area and a normal area. The method of operating the DMA controller includes the following steps: searching for a DMA channel that is in an idle state in the DMA controller; setting a register value of a mode register of the DMA channel such that the DMA channel operates in a privilege mode; setting a memory address register and a byte count register of the DMA channel; and controlling the DMA channel to transfer data based on the memory address register and the byte count register.Type: GrantFiled: July 1, 2021Date of Patent: January 2, 2024Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Chen-Tung Lin, Yue-Feng Chen
-
Patent number: 11829310Abstract: A direct memory access (DMA) controller, an electronic device that uses the DMA controller, and a method of operating the DMA controller are provided. The DMA controller is configured to access a memory that contains a secure area and a non-secure area. The method of operating the DMA controller includes the following steps: searching for a DMA channel that is in an idle state in the DMA controller; setting a register value of a mode register of the DMA channel such that the DMA channel operates in a secure mode; setting a memory address register and a byte count register of the DMA channel; and controlling the DMA channel to transfer data based on the memory address register and the byte count register.Type: GrantFiled: September 29, 2021Date of Patent: November 28, 2023Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Chen-Tung Lin, Yue-Feng Chen
-
Publication number: 20230072176Abstract: An electronic device capable of accessing a memory and a data writing method are provided. The electronic device includes a processing unit, a bus, and a memory controller. The processing unit includes a bus interface control circuit, and the processing unit generates a first write command through the bus interface control circuit according to a memory access command. The memory access command contains a first memory address and a target value, and the first write command contains the first memory address and the target value. The bus is coupled to the bus interface control circuit and configured to generate a second write command according to the first write command. The second write command contains a second memory address and the target value. The memory controller is coupled to the bus and configured to write the target value into the memory according to the second memory address.Type: ApplicationFiled: September 2, 2022Publication date: March 9, 2023Inventor: YUE-FENG CHEN
-
Patent number: 11585850Abstract: A method for real-time firmware configuration and a debugging apparatus are provided. When a demand for updating or debugging a target processor raises, in the method, a computer system generates a firmware debugging request that is attached with a firmware data with a specific debugging function. The computer system then loads the firmware data to a programmable logic unit of the debugging apparatus. After the real-time firmware configuration is completed, the computer system issues a debugging command to the programmable logic unit. The programmable logic unit obtains at least one debugging action after resolving the debugging command. The at least one debugging action is performed in the target processor when the target processor receives the at least one debugging action. A debugging result is returned after the at least one debugging action is completed.Type: GrantFiled: July 19, 2021Date of Patent: February 21, 2023Assignee: REALTEK SEMICONDUCTOR CORP.Inventors: Yue-Feng Chen, Dong Fang, Guo-Dong Gao
-
Publication number: 20220334179Abstract: A method for real-time firmware configuration and a debugging apparatus are provided. When a demand for updating or debugging a target processor raises, in the method, a computer system generates a firmware debugging request that is attached with a firmware data with a specific debugging function. The computer system then loads the firmware data to a programmable logic unit of the debugging apparatus. After the real-time firmware configuration is completed, the computer system issues a debugging command to the programmable logic unit. The programmable logic unit obtains at least one debugging action after resolving the debugging command. The at least one debugging action is performed in the target processor when the target processor receives the at least one debugging action. A debugging result is returned after the at least one debugging action is completed.Type: ApplicationFiled: July 19, 2021Publication date: October 20, 2022Inventors: YUE-FENG CHEN, DONG FANG, GUO-DONG GAO
-
Publication number: 20220121589Abstract: A direct memory access (DMA) controller, an electronic device that uses the DMA controller, and a method of operating the DMA controller are provided. The DMA controller is configured to access a memory that contains a privilege area and a normal area. The method of operating the DMA controller includes the following steps: searching for a DMA channel that is in an idle state in the DMA controller; setting a register value of a mode register of the DMA channel such that the DMA channel operates in a privilege mode; setting a memory address register and a byte count register of the DMA channel; and controlling the DMA channel to transfer data based on the memory address register and the byte count register.Type: ApplicationFiled: July 1, 2021Publication date: April 21, 2022Inventors: CHEN-TUNG LIN, YUE-FENG CHEN
-
Publication number: 20220121588Abstract: A direct memory access (DMA) controller, an electronic device that uses the DMA controller, and a method of operating the DMA controller are provided. The DMA controller is configured to access a memory that contains a secure area and a non-secure area. The method of operating the DMA controller includes the following steps: searching for a DMA channel that is in an idle state in the DMA controller; setting a register value of a mode register of the DMA channel such that the DMA channel operates in a secure mode; setting a memory address register and a byte count register of the DMA channel; and controlling the DMA channel to transfer data based on the memory address register and the byte count register.Type: ApplicationFiled: September 29, 2021Publication date: April 21, 2022Inventors: CHEN-TUNG LIN, YUE-FENG CHEN
-
Publication number: 20210109850Abstract: A processing system includes a memory, a processor circuit, and an execute-In-Place (XIP) controller circuit. The processor circuit is configured to output a command The XIP controller circuit is configured to determine a predicted address of the memory to be read by a next operation of the processor circuit in response to the command, in order to prefetch data from the memory according to the predicted address.Type: ApplicationFiled: September 11, 2020Publication date: April 15, 2021Inventor: YUE-FENG CHEN
-
Patent number: 7129134Abstract: A fabrication method for flash memory. The method comprises providing a substrate, and a first insulation layer, a first conductive layer, a second insulation layer thereon. The second insulation layer is patterned to form a first opening and reveal a part of the first conductive layer, and a third insulation layer is formed on the first opening sidewall to form a second opening. The first conductive layer and the first insulation layer beneath the second opening are etched to expose the substrate surface, and a spacer is formed on the second opening sidewall. A source region is formed in the exposed substrate and a source line with a concave surface is formed in the second opening. A mask layer is formed on the source line concave surface.Type: GrantFiled: November 22, 2004Date of Patent: October 31, 2006Assignee: Vanguard International Semiconductor CorporationInventors: Jui-Hsiang Yang, Ing-Ruey Liaw, Yue-Feng Chen
-
Publication number: 20050181563Abstract: A fabrication method for flash memory. The method comprises providing a substrate, and a first insulation layer, a first conductive layer, a second insulation layer thereon. The second insulation layer is patterned to form a first opening and reveal a part of the first conductive layer, and a third insulation layer is formed on the first opening sidewall to form a second opening. The first conductive layer and the first insulation layer beneath the second opening are etched to expose the substrate surface, and a spacer is formed on the second opening sidewall. A source region is formed in the exposed substrate and a source line with a concave surface is formed in the second opening. A mask layer is formed on the source line concave surface.Type: ApplicationFiled: November 22, 2004Publication date: August 18, 2005Inventors: Jui-Hsiang Yang, Ing-Ruey Liaw, Yue-Feng Chen
-
Publication number: 20050133940Abstract: A method and structure for protecting alignment marks. A substrate comprising a plurality of alignment marks is provided, wherein the alignment mark comprises a plurality of trenches. A plurality of protective patterns are formed on the substrate by depositing a protective layer and patterning the same to protect the alignment marks from damage during subsequent CMP process.Type: ApplicationFiled: June 14, 2004Publication date: June 23, 2005Inventors: Mou-Jung Chen, Chien-Hsien Song, Yui-Su Lee, Chien-Yuan Lee, Yue-Feng Chen
-
Patent number: 6294474Abstract: A method is described for progressively forming a fuse access opening for laser trimming in an integrated circuit with improved control of dielectric thickness over the fuse. A dielectric layer is formed over the fuse and a polysilicon layer is then patterned over the fuse to form a first etch stop. An ILD layer is added and a second etch stop is formed in a first metal layer on the ILD layer over the first etch stop. The second etch stop serves to protect the ILD layer over the fuse from being etched by an ARC over etch during the via etching in a first IMD layer. A first portion of the laser access window is formed during the via etching of the first IMD layer. The second etch stop is then removed by the second metal patterning etch, exposing the ILD layer over the first etch stop at it's original thickness. A passivation layer is deposited and patterned to form access openings to bonding pads as well as to further open the laser access window to the first etch stop.Type: GrantFiled: October 25, 1999Date of Patent: September 25, 2001Assignee: Vanguard International Semiconductor CorporationInventors: Wen-Tsing Tzeng, Yue-Feng Chen, Kau-Jan Wang
-
Patent number: 6150213Abstract: The present invention includes forming polysilicon plugs between the gate structures and word lines in a BPSG layer formed on the gate structures and the word lines. A polysilicon layer, a tungsten silicide layer and a silicon oxide layer are sequentially formed on the BPSG layer. Then, the multi-layers are etched to the surface of the BPSG layer. Next, the BPSG layer is slightly etched to expose the polysilicon plug. Oxide spacers are formed on the sidewalls of the layers. A silicon nitride layer is formed over the bit lines, oxide spacers and on the polysilicon plugs. An oxide layer is formed on the silicon nitride layer. Subsequently, the oxide layer is patterned to form node contact holes. An etching is used to etch the silicon nitride layer. A first conductive layer is formed along the surface of the oxide layer, the contact holes. The top portion of the first conductive layer is removed. The oxide layer is removed to expose the silicon nitride layer.Type: GrantFiled: July 8, 1998Date of Patent: November 21, 2000Assignee: Vanguard International Semiconductor CorporationInventors: Hung-Yi Luo, Erik S. Jeng, Yue-Feng Chen
-
Patent number: 6143664Abstract: A method of planarizing a structure having an interpoly layer is disclosed. The method includes forming an undoped silica glass layer on at least a polysilicon region formed on a semiconductor substrate. Next, a spin-on-glass layer is formed over the undoped silica glass layer. Finally, the spin-on-glass layer is etched back, thereby planarizing the structure having the interpoly layer.Type: GrantFiled: September 12, 1997Date of Patent: November 7, 2000Assignee: Vanguard International Semiconductor CorporationInventors: Liang-Gi Yao, Chung-Ju Lee, Yue-Feng Chen, Wei-Ray Lin, Yeur-Luen Tu
-
Patent number: 6100137Abstract: A process for creating a crown shaped storage node structure, for a DRAM capacitor structure, featuring the use of a silicon oxynitride layer, underlying the crown shaped storage node structure, has been developed. A silicon oxynitride layer is placed overlying the interlevel dielectric layers that used to protect underlying DRAM elements, and placed underlying a capacitor opening in an overlying insulator layer. A selective RIE procedure is used to create the capacitor opening, in an insulator layer, with the RIE procedure terminating at the exposure of the underlying silicon oxynitride layer. After creation of the crown shaped storage node structure, in the capacitor opening, overlying the silicon oxynitride layer at the bottom of the capacitor opening, the insulator layer used for formation of the capacitor opening, is selectively removed from the regions of silicon oxynitride layer, not covered by the overlying crown shaped storage node structure, using wet etch procedures.Type: GrantFiled: August 12, 1999Date of Patent: August 8, 2000Assignee: Vanguard International Semiconductor CorporationInventors: Yue-Feng Chen, Liang-Gi Yao, Guei-Chi Guo, Hung-Yi Luo
-
Patent number: 6037211Abstract: A method of fabricating contact holes in high density integrated circuits uses landing plugs to reduce the aspect ratio of the the node contact holes in order to improve the processing window of deep contact holes. Along with nitride spacers on the sidewalls of a transistor gate structure, polysilicon hard masks and polysilicon spacers are used as etching masks in a self-aligned contact process. In addition, the landing plugs incorporate the polysilicon spacers as part of landing plug to increase the contact area. As a result, wide contact processing windows can be achieved in high density integrated circuits.Type: GrantFiled: May 5, 1997Date of Patent: March 14, 2000Assignee: Vanguard International Semiconductor CorporationInventors: Erik S. Jeng, Yue-Feng Chen, Bi-Ling Chen
-
Patent number: 6033962Abstract: A method for forming a self-aligned contact, (SAC), opening, for a semiconductor device, has been developed. The process features the formation of partial silicon nitride spacers, on the sides of polycide gate structures, via a partial anisotropic RIE procedure, applied to a silicon nitride layer, also resulting in a thin layer of silicon nitride remaining on regions between polycide gate structures. After deposition of an overlying insulator layer, a two step, anisotropic RIE procedure is used to create the SAC opening in the insulator layer, and in the underlying, thin silicon nitride layer. The first step, of the two step, SAC opening procedure, selectively removes first insulator layer, while the second step, of the two step, SAC opening procedure, selectively removes the thin silicon nitride layer.Type: GrantFiled: July 24, 1998Date of Patent: March 7, 2000Assignee: Vanguard International Semiconductor CorporationInventors: Erik S. Jeng, Hung-Yi Luo, Yue-Feng Chen, Ming-Horn Tsai
-
Patent number: 5904521Abstract: A method for forming a contact hole of a capacitor of a DRAM cell is disclosed. The method includes forming a first conductive layer on a semiconductor substrate, and forming a first dielectric layer on the first conductive layer. After patterning to etch the first dielectric layer and the first conductive layer, a second dielectric layer is formed on the semiconductor substrate and the first dielectric layer. Next, the second dielectric layer is anisotropically etched back to form a first spacer on sidewalls of the first dielectric layer and the first conductive layer. A first silicon oxide layer is formed over the semiconductor substrate, the first dielectric layer, the first spacer, followed by patterning to etch the first silicon oxide layer, wherein the first spacer and the first dielectric layer are used for facilitating self-aligned etching.Type: GrantFiled: August 28, 1997Date of Patent: May 18, 1999Assignee: Vanguard International Semiconductor CorporationInventors: Erik S. Jeng, Yue-Feng Chen