Patents by Inventor Yueh-Hung Chen
Yueh-Hung Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240103752Abstract: Disclosed is a system comprising a memory device and a processing device, operatively coupled with the memory device, to perform operations including identifying a group of memory cells corresponding to a first range of logical block addresses (LBAs). The operations performed by the processing device further include receiving a memory access command with respect to the group of memory cells. The operations performed by the processing device further include responsive to determining that a data structure associated with the group of memory cells references a second range of LBAs, blocking the memory access command; responsive to determining that the first range of LBAs does not include each LBA of the second range of LBAs, performing, on the group of memory cells, a trim operation; and responsive to determining that the data structure indicates the completion of the trim operation, performing a memory access operation specified by the memory access command.Type: ApplicationFiled: December 5, 2023Publication date: March 28, 2024Inventors: Yueh-Hung Chen, Fangfang Zhu, Horia Simionescu, Chih-Kuo Kao, Jiangli Zhu
-
Patent number: 11907563Abstract: Methods, systems, and devices for one or more clock domain crossing queues are described. A queue can receive, from a first clock domain, a first command to store data in the queue. The queue can store the data at a first location indicated by a first pointer. The queue can receive, from the first clock domain, a second command to cause the second clock domain to retrieve the data from the queue. The queue can generate, based on receiving the second command, a third command synchronized with a clock of the second clock domain and to cause the second clock domain to retrieve the data. The queue can retrieve the data from the first location in the queue indicated by a second pointer associated with retrieving data based at least in part on generating the third command. The queue can transmit, to the second clock domain, the data.Type: GrantFiled: September 8, 2022Date of Patent: February 20, 2024Assignee: Micron Technology, Inc.Inventors: Yueh-Hung Chen, Chih-Kuo Kao, Ying Yu Tai, Jiangli Zhu
-
Patent number: 11868642Abstract: Disclosed is a system that comprises a memory device and a processing device, operatively coupled with the memory device, to perform operations that include receiving, by the processing device, a trim command on the memory device, wherein the trim command references a range of logical block addresses (LBAs). The operations performed by the processing device further include identifying a group of memory cells corresponding to the range of LBAs, wherein the group of memory cells comprises one or more management units (MUs). The operations performed by the processing device further include updating a data structure associated with the group of memory cells to reference the request; receiving a memory access command with respect to the group of memory cells.Type: GrantFiled: August 31, 2021Date of Patent: January 9, 2024Assignee: Micron Technology, Inc.Inventors: Yueh-Hung Chen, Fangfang Zhu, Horia Simionescu, Chih-Kuo Kao, Jiangli Zhu
-
Patent number: 11860732Abstract: A request is received to program host data to a memory device of a memory sub-system. The host data is associated with a logical address. A redundancy factor that corresponds to the logical address associated with the host data is obtained. A first physical address associated with a first set of cells of the memory device and a second physical address associated with a second set of cells of the memory device are determined based on the redundancy factor. The first set of memory cells is to store the host data and the second set of memory cells is to store redundancy metadata associated with the host data. The host data is programmed to the first set of memory cells. The redundancy metadata associated with the host data is programmed to the second set of memory cells.Type: GrantFiled: August 27, 2021Date of Patent: January 2, 2024Assignee: Micron Technology, Inc.Inventors: Juane Li, Fangfang Zhu, Seungjune Jeon, Yueh-Hung Chen
-
Patent number: 11861225Abstract: Systems and methods are disclosed including a processing device operatively coupled to memory device. The processing device performs operations comprising generating a super management unit (SMU) memory access command; splitting the SMU memory access command into a plurality of management unit (MU) memory access commands; indexing, in an index data structure, each MU memory access command of the plurality of MU memory access commands; issuing, to the memory device, a sequence of MU memory access commands from the plurality of MU memory access commands; receiving an indication that a MU memory access command from the sequence of MU memory access commands is completed; and responsive to determining that the completed MU memory access command satisfies a criterion, issuing an available MU memory access command based on an index value of the available MU memory access command.Type: GrantFiled: September 1, 2021Date of Patent: January 2, 2024Assignee: Micron Technology, Inc.Inventors: Yueh-Hung Chen, Jiangli Zhu, Chih-Kuo Kao, Fangfang Zhu
-
Patent number: 11823772Abstract: A memory system includes a memory device and a processing device operatively coupled with the memory device. The processing device perform operations comprising receiving an indication that a first memory access operation performed in response to a first memory access command is complete, wherein the first memory access operation is associated with a first CAM entry comprising an identifier of a second CAM entry; identifying the second CAM entry using the indicator, wherein the second CAM entry references a second memory access command; and issuing, to the memory device, the second memory access command.Type: GrantFiled: February 3, 2023Date of Patent: November 21, 2023Assignee: Micron Technology, Inc.Inventors: Fangfang Zhu, Chih-Kuo Kao, Yueh-Hung Chen, Jiangli Zhu
-
Publication number: 20230178127Abstract: A memory system includes a memory device and a processing device operatively coupled with the memory device. The processing device perform operations comprising receiving an indication that a first memory access operation performed in response to a first memory access command is complete, wherein the first memory access operation is associated with a first CAM entry comprising an identifier of a second CAM entry; identifying the second CAM entry using the indicator, wherein the second CAM entry references a second memory access command; and issuing, to the memory device, the second memory access command.Type: ApplicationFiled: February 3, 2023Publication date: June 8, 2023Inventors: Fangfang Zhu, Chih-Kuo Kao, Yueh-Hung Chen, Jiangli Zhu
-
Patent number: 11615826Abstract: A memory system includes a memory device and a processing device operatively coupled with the memory device. The processing device perform operations comprising: responsive to receiving a memory access command, determining that the memory access command is a dual-address command comprising a source address and a destination address; generating a first content addressable memory (CAM) entry associated with a read command of the dual-address command, wherein the first CAM entry references the source address; generating a second CAM entry associated with a write command of the dual-address command, wherein the second CAM entry references the destination address; inserting the first CAM entry and the second CAM entry into a CAM; and issuing, to the memory device, the read command associated with the first CAM entry.Type: GrantFiled: September 7, 2021Date of Patent: March 28, 2023Assignee: Micron Technology, Inc.Inventors: Fangfang Zhu, Chih-Kuo Kao, Yueh-Hung Chen, Jiangli Zhu
-
Publication number: 20230070078Abstract: Methods, systems, and devices for one or more clock domain crossing queues are described. A queue can receive, from a first clock domain, a first command to store data in the queue. The queue can store the data at a first location indicated by a first pointer. The queue can receive, from the first clock domain, a second command to cause the second clock domain to retrieve the data from the queue. The queue can generate, based on receiving the second command, a third command synchronized with a clock of the second clock domain and to cause the second clock domain to retrieve the data. The queue can retrieve the data from the first location in the queue indicated by a second pointer associated with retrieving data based at least in part on generating the third command. The queue can transmit, to the second clock domain, the data.Type: ApplicationFiled: September 8, 2022Publication date: March 9, 2023Inventors: Yueh-Hung Chen, Chih-Kuo Kao, Ying Yu Tai, Jiangli Zhu
-
Publication number: 20230072501Abstract: A memory system includes a memory device and a processing device operatively coupled with the memory device. The processing device perform operations comprising: responsive to receiving a memory access command, determining that the memory access command is a dual-address command comprising a source address and a destination address; generating a first content addressable memory (CAM) entry associated with a read command of the dual-address command, wherein the first CAM entry references the source address; generating a second CAM entry associated with a write command of the dual-address command, wherein the second CAM entry references the destination address; inserting the first CAM entry and the second CAM entry into a CAM; and issuing, to the memory device, the read command associated with the first CAM entry.Type: ApplicationFiled: September 7, 2021Publication date: March 9, 2023Inventors: Fangfang Zhu, Chih-Kuo Kao, Yueh-Hung Chen, Jiangli Zhu
-
Publication number: 20230065337Abstract: Disclosed is a system that comprises a memory device and a processing device, operatively coupled with the memory device, to perform operations that include receiving, by the processing device, a trim command on the memory device, wherein the trim command references a range of logical block addresses (LBAs). The operations performed by the processing device further include identifying a group of memory cells corresponding to the range of LBAs, wherein the group of memory cells comprises one or more management units (MUs). The operations performed by the processing device further include updating a data structure associated with the group of memory cells to reference the request; receiving a memory access command with respect to the group of memory cells.Type: ApplicationFiled: August 31, 2021Publication date: March 2, 2023Inventors: Yueh-Hung Chen, Fangfang Zhu, Horia Simionescu, Chih-Kuo Kao, Jiangli Zhu
-
Publication number: 20230066863Abstract: A request is received to program host data to a memory device of a memory sub-system. The host data is associated with a logical address. A redundancy factor that corresponds to the logical address associated with the host data is obtained. A first physical address associated with a first set of cells of the memory device and a second physical address associated with a second set of cells of the memory device are determined based on the redundancy factor. The first set of memory cells is to store the host data and the second set of memory cells is to store redundancy metadata associated with the host data. The host data is programmed to the first set of memory cells. The redundancy metadata associated with the host data is programmed to the second set of memory cells.Type: ApplicationFiled: August 27, 2021Publication date: March 2, 2023Inventors: Juane Li, Fangfang Zhu, Seungjune Jeon, Yueh-Hung Chen
-
Publication number: 20230063407Abstract: Systems and methods are disclosed including a processing device operatively coupled to memory device. The processing device performs operations comprising generating a super management unit (SMU) memory access command; splitting the SMU memory access command into a plurality of management unit (MU) memory access commands; indexing, in an index data structure, each MU memory access command of the plurality of MU memory access commands; issuing, to the memory device, a sequence of MU memory access commands from the plurality of MU memory access commands; receiving an indication that a MU memory access command from the sequence of MU memory access commands is completed; and responsive to determining that the completed MU memory access command satisfies a criterion, issuing an available MU memory access command based on an index value of the available MU memory access command.Type: ApplicationFiled: September 1, 2021Publication date: March 2, 2023Inventors: Yueh-Hung Chen, Jiangli Zhu, Chih-Kuo Kao, Fangfang Zhu
-
Patent number: 11461030Abstract: Methods, systems, and devices for one or more clock domain crossing queues are described. A queue can receive, from a first clock domain, a first command to store data in the queue. The queue can store the data at a first location indicated by a first pointer. The queue can receive, from the first clock domain, a second command to cause the second clock domain to retrieve the data from the queue. The queue can generate, based on receiving the second command, a third command synchronized with a clock of the second clock domain and to cause the second clock domain to retrieve the data. The queue can retrieve the data from the first location in the queue indicated by a second pointer associated with retrieving data based at least in part on generating the third command. The queue can transmit, to the second clock domain, the data.Type: GrantFiled: June 30, 2020Date of Patent: October 4, 2022Assignee: Micron Technology, Inc.Inventors: Yueh-Hung Chen, Chih-Kuo Kao, Ying Yu Tai, Jiangli Zhu
-
Publication number: 20210019071Abstract: Methods, systems, and devices for one or more clock domain crossing queues are described. A queue can receive, from a first clock domain, a first command to store data in the queue. The queue can store the data at a first location indicated by a first pointer. The queue can receive, from the first clock domain, a second command to cause the second clock domain to retrieve the data from the queue. The queue can generate, based on receiving the second command, a third command synchronized with a clock of the second clock domain and to cause the second clock domain to retrieve the data. The queue can retrieve the data from the first location in the queue indicated by a second pointer associated with retrieving data based at least in part on generating the third command. The queue can transmit, to the second clock domain, the data.Type: ApplicationFiled: June 30, 2020Publication date: January 21, 2021Inventors: Yueh-Hung Chen, Chih-Kuo Kao, Ying Yu Tai, Jiangli Zhu
-
Publication number: 20110255915Abstract: A type of furniture bracket, having two components, which allows easy assembly and disassembly of furniture, such as a vanity, without the need for tools. The components being attached to a planar and end side of furniture panels, respectively; one component having a recess with a flared lower portion and the other component having a flared raised portion such that the flared raised portion is inserted into the recess and slid down into the flared portion of the recess, thus wedging the components together and forming a tight contact between the two panels.Type: ApplicationFiled: April 20, 2010Publication date: October 20, 2011Inventors: Hsueh-Ping Chen, Yueh-Hung Chen