Patents by Inventor Yu Fei Li
Yu Fei Li has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240090868Abstract: An ultrasound scanning control method applied to an ultrasound scanning device is provided. The ultrasound scanning device includes an execution mechanism. The execution mechanism includes a mechanical arm and a probe. The ultrasound scanning control method includes controlling the mechanical arm to drive the probe to move according to a set scanning trajectory for performing an ultrasound scanning detection on a part to be examined. Once an actual pressure value between the probe and the part to be examined in each control cycle is sensed using the force sensor, a pressure value between the probe and the part to be examined is controlled to be a constant value based on the actual pressure value.Type: ApplicationFiled: November 30, 2023Publication date: March 21, 2024Inventors: BIN DUAN, JIN-FU LI, LIN-FEI XIONG, SHU-JIAN HU, YU-JIAO WANG, SHUI-FAN LI
-
Publication number: 20160063158Abstract: The present invention discloses a method and device for simulating a circuit design. The method includes identifying at least one Sequential-cell-To-Sequential-cell (S2S) block in the circuit design, wherein the S2S block includes at least one input sequential cell, at least one output sequential cell, and an intermediate portion between the input sequential cell and the output sequential cell, wherein the intermediate portion includes at least one combinational cell; determining logic characteristics and timing characteristics of the intermediate portion; and replacing the intermediate portion with a functional module having the logic characteristics and the timing characteristics to generate a simplified circuit design to be used in simulation. With the technical solution according to embodiments of the invention, time needed in simulation is shortened.Type: ApplicationFiled: June 24, 2015Publication date: March 3, 2016Inventors: Peng Fei Gou, De Xian Li, Yu Fei Li, Yang Liu, Peng Ou
-
Patent number: 8988963Abstract: An intermediate circuit and method for hiding refresh confliction. The intermediate circuit includes: a first control circuit configured to generate a Command Output Enable signal CON, a Data Read Enable signal DRN and a Refresh Enable signal REFN based on the second clock, wherein a ration of duration the signal CON is in a first state to duration in a second state equals to CLK2/(CLK1-CLK2), the signal REFN has a state that is reverse to that of the signal CON and is used to refresh the DRAM; a command buffer configured to store the access commands received from the user interface and output the stored access commands to the DRAM in response to the first state of the signal CON; a data buffer configured to read data from the DRAM in response to the first state of the signal CON and output the read data.Type: GrantFiled: September 27, 2013Date of Patent: March 24, 2015Assignee: International Business Machines CorporationInventors: Qian Hu, Yu fei Li, Hao Yang, Wei Wei
-
Publication number: 20140092699Abstract: An intermediate circuit and method for hiding refresh confliction. The intermediate circuit includes: a first control circuit configured to generate a Command Output Enable signal CON, a Data Read Enable signal DRN and a Refresh Enable signal REFN based on the second clock, wherein a ration of duration the signal CON is in a first state to duration in a second state equals to CLK2/(CLK1-CLK2), the signal REFN has a state that is reverse to that of the signal CON and is used to refresh the DRAM; a command buffer configured to store the access commands received from the user interface and output the stored access commands to the DRAM in response to the first state of the signal CON; a data buffer configured to read data from the DRAM in response to the first state of the signal CON and output the read data.Type: ApplicationFiled: September 27, 2013Publication date: April 3, 2014Applicant: International Business Machines CorporationInventors: Qian Hu, Yu fei Li, Hao Yang, Wei Wei
-
Patent number: 7885134Abstract: The present invention provides a refresh controller for embedded DRAM, configured to receive an external access signal and generate refresh enabling signal REFN, refresh address signal CRA and confliction signal, said embedded DRAM comprising a plurality of memory groups, said controller comprising: a status controlling module that generates refresh enabling signal REFN and last refresh signal last_ccr according to the refresh interval and clock cycles; a refresh searching module that searches in said plurality of memory bank groups for at least one memory bank group that is to be refreshed in the refresh interval, and generates refresh address signal CRA according to the external access signal and the searched memory bank group; a scoreboard module that records the status of each of said plurality of memory bank groups according to said refresh address signal CRA and external access signal; and a confliction detecting module that generates confliction signal according to said external access signal, last refType: GrantFiled: July 22, 2009Date of Patent: February 8, 2011Assignee: International Business Machines CorporationInventors: Yu Fei Li, Yong Lu, Yang Hao
-
Publication number: 20100306293Abstract: A Galois field multiplier is provided, comprising a multiplication circuit for inputting two m bits binary multiplicators and outputting their product, wherein m is an integral power of 2, and the output of said multiplication circuit is consisted of a high bits portion output and a low bits portion output; a memory for storing a Galois field multiplication coefficient array calculated from a selected Galois field primitive polynomial; a first module for performing operation on the output of said multiplication circuit and the Galois field multiplication coefficient array stored in said memory to obtain the product of the two m bits binary multiplicators over Galois field. The Galois field multiplier has small hardware footprint, short response latency and strong universality.Type: ApplicationFiled: May 12, 2010Publication date: December 2, 2010Applicant: International Business Machines CorporationInventors: Yu Fei Li, Yong Lu, Guang Chang Ye, Fan Zhou
-
Publication number: 20100027363Abstract: The present invention provides a refresh controller for embedded DRAM, configured to receive an external access signal and generate refresh enabling signal REFN, refresh address signal CRA and confliction signal, said embedded DRAM comprising a plurality of memory groups, said controller comprising: a status controlling module that generates refresh enabling signal REFN and last refresh signal last_ccr according to the refresh interval and clock cycles; a refresh searching module that searches in said plurality of memory bank groups for at least one memory bank group that is to be refreshed in the refresh interval, and generates refresh address signal CRA according to the external access signal and the searched memory bank group; a scoreboard module that records the status of each of said plurality of memory bank groups according to said refresh address signal CRA and external access signal; and a confliction detecting module that generates confliction signal according to said external access signal, last refType: ApplicationFiled: July 22, 2009Publication date: February 4, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Yu Fei Li, Yong Lu, Yang Hao
-
Publication number: 20030020245Abstract: A skate comprises a sole plate including an elongate groove through either downward extended wall, and a boot assembly including a heel portion and a toe portion including a rear elongate slot on either side, two fasteners inserted through heel portion and slots for coupling toe and heel portions together and for permitting slots to slide about fasteners within a distance defined by a length of slot, two opposite elongate projections on a bottom each having a length equal to that of slot, a fastening member for securing toe portion and sole plate, and a lever hinged to fastening device. Lever is outwardly pivoted to unfasten fastening member prior to pulling toe portion, and in response slots slide the same about fasteners, thereby moving toe portion relative to sole plate for adjusting the skate length.Type: ApplicationFiled: July 27, 2001Publication date: January 30, 2003Inventor: Yu-Fei Li