Abstract: A power supply apparatus includes: a power supply terminal receiving a first voltage from outside; one or more step-down circuits each generating a second voltage to be supplied to a memory device; first and second coupling lines disposed parallel to each other and individually coupling the power supply terminal and the step-down circuit(s) to each other; a first switching device disposed on the first coupling line, between the power supply terminal and the step-down circuit(s); a step-up circuit disposed on the second coupling line and stepping up the first voltage supplied from the power supply terminal; a first capacitor disposed on the second coupling line, between the step-up circuit and the step-down circuit(s); a second switching device disposed on the second coupling line, between the step-up circuit(s) and the first capacitor, and a third switching device disposed on the second coupling line, between the first capacitor and the step-down circuit(s).

Abstract: A power supply apparatus includes: a power supply terminal receiving an input voltage from outside; first and second step-down circuits respectively generating first and second output voltages to be supplied to a memory device; first and second coupling lines coupling the power supply terminal and the first and second step-down circuits, respectively; a step-up circuit disposed on the first coupling line at a location between the power supply terminal and the first step-down circuit, and stepping up the input voltage; a switching device disposed on the first coupling line at a location between the step-up circuit and the first step-down circuit; a capacitor disposed on the first coupling line at a location between the switching device and the first step-down circuit; and a first reverse-flow prevention diode disposed on the second coupling line at a location between the power supply terminal and the second step-down circuit.

Abstract: A flash memory system includes a memory controller, flash memory, power supply circuit, and control circuit. The power supply circuit includes a power supply terminal fed with external power, a step-up circuit for boosting a first voltage associated with the external power and thereby generating a second voltage higher than the first voltage, a capacitor charged at the second voltage, and a first step-down circuit for lowering the second voltage and thereby generating a third voltage lower than the second voltage, and supplying the generated third voltage to the flash memory as the operating voltage. The control circuit includes a circuit for controlling the active or inactive state of the flash memory based on the level of the third voltage, and a circuit for controlling the active or inactive state of the memory controller based on both the levels of the voltage of the external power and the third voltage.

Abstract: A flash memory system includes a memory controller, flash memory, power supply circuit, and control circuit. The power supply circuit includes a power supply terminal fed with external power, a step-up circuit for boosting a first voltage associated with the external power and thereby generating a second voltage higher than the first voltage, a capacitor charged at the second voltage, and a first step-down circuit for lowering the second voltage and thereby generating a third voltage lower than the second voltage, and supplying the generated third voltage to the flash memory as the operating voltage. The control circuit includes a circuit for controlling the active or inactive state of the flash memory based on the level of the third voltage, and a circuit for controlling the active or inactive state of the memory controller based on both the levels of the voltage of the external power and the third voltage.

Abstract: A power circuit configured to supply an operating voltage to a memory controller configured to control a flash memory and an access to the flash memory, comprises an input side charging unit that is a charging unit configured to be charged by an input voltage that is supplied from the outside, a voltage regulation unit configured to regulate any higher one of the input voltage and a charging voltage of the input side charging unit to be the operating voltage and to output the voltage, an output side charging unit that is a charging unit configured to be charged by the operating voltage, and a discharging unit configured to discharge electricity that has been charged to the output side charging unit in the case in which any higher one of the input voltage and the charging voltage becomes lower than the setting value.

Abstract: A power circuit configured to supply an operating voltage to a memory controller configured to control a flash memory and an access to the flash memory, comprises an input side charging unit that is a charging unit configured to be charged by an input voltage that is supplied from the outside, a voltage regulation unit configured to regulate any higher one of the input voltage and a charging voltage of the input side charging unit to be the operating voltage and to output the voltage, an output side charging unit that is a charging unit configured to be charged by the operating voltage, and a discharging unit configured to discharge electricity that has been charged to the output side charging unit in the case in which any higher one of the input voltage and the charging voltage becomes lower than the setting value.

Abstract: A system controller exchanges data with a memory controller. The system controller includes an interpreting unit, a first instruction data supplying unit, a second instruction data supplying unit, and a controlling unit. The second instruction data supplying unit transfers the first operation instruction data provided from a host system to the memory controller. If the interpreting unit interprets the first operation instruction data as data instructing to begin an operation with the second instruction data supplying unit, the controlling unit shifts to a first mode that halts the first instruction data supplying unit and that begins an operation with the second instruction data supplying unit.

Abstract: A system controller exchanges data with a memory controller. The system controller includes an interpreting unit, a first instruction data supplying unit, a second instruction data supplying unit, and a controlling unit. The second instruction data supplying unit transfers the first operation instruction data provided from a host system to the memory controller. If the interpreting unit interprets the first operation instruction data as data instructing to begin an operation with the second instruction data supplying unit, the controlling unit shifts to a first mode that halts the first instruction data supplying unit and that begins an operation with the second instruction data supplying unit.