Patents by Inventor Yujuan Tao
Yujuan Tao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220285287Abstract: Packaging structure and fabrication method are provided. The method includes: providing semiconductor chips; providing soldering pads on the semiconductor chips, a metal bump on each soldering pad, and a first plastic encapsulation layer on functional surfaces of the semiconductor chips; providing a carrier plate; adhering the first plastic encapsulation layer on the functional surfaces of the semiconductor chips to the carrier plate; forming a first shielding layer covering non-functional surfaces and sidewalls of the semiconductor chips; forming a second shielding layer on the first shielding layer; forming a second plastic encapsulation layer on the second shielding layer and on the carrier plate between semiconductor chips; peeling off the carrier plate to form a pre-packaging plate; removing a portion of the first plastic encapsulation layer to expose the metal bumps; forming an external contact structure on the backside of the pre-packaging plate and connected to each metal bump.Type: ApplicationFiled: July 17, 2020Publication date: September 8, 2022Inventor: Yujuan TAO
-
Publication number: 20220278075Abstract: A packaging structure and a formation method thereof are provided. The packaging structure includes a carrier board, and a plurality of semiconductor chips adhered to the carrier board. Each semiconductor chip has a functional surface and a non-functional surface opposite to the functional surface, and a plurality of pads are formed on the functional surface of a semiconductor chip of the plurality of chips. A metal bump is formed on a surface of a pad of the plurality of pads, and a first encapsulation layer is formed on the functional surface. The packaging structure also includes a second encapsulation layer formed over the carrier board.Type: ApplicationFiled: July 17, 2020Publication date: September 1, 2022Inventors: Lei SHI, Yujuan TAO, Ying DAI
-
Publication number: 20220246540Abstract: Packaging structure and formation method are provided. The packaging structure includes a pre-encapsulation panel, which includes an encapsulation layer containing a plurality of semiconductor chips. Each semiconductor chip includes a functional surface and a non-functional surface opposite to the functional surface. A plurality of pads are formed on the functional surface, and the encapsulation layer exposes the plurality of pads. The packaging structure also includes a first shielding layer and a second shielding layer disposed between a semiconductor chip and the encapsulation layer. The first shielding layer covers the non-functional surface and a sidewall surface of the semiconductor chip. The second shielding layer is disposed between the first shielding layer and the encapsulation layer and fully covers a surface of the first shielding layer. Further, the packaging structure includes an external contact structure disposed on a back side of the pre-encapsulation panel and connected to a pad.Type: ApplicationFiled: July 17, 2020Publication date: August 4, 2022Inventors: Lei SHI, Yujuan TAO
-
Patent number: 10741499Abstract: A system-level packaging method includes providing a packaging substrate having a first functional surface and a second surface with wiring arrangement within the packaging substrate and between the first functional surface and the second surface. The method also includes forming at least two package layers on the first functional surface of the packaging substrate, wherein each package layer is formed by subsequently forming a mounting layer, a sealant layer, and a wiring layer. Further, the method includes forming a top sealant layer and planting connection balls on the second functional surface of the packaging substrate.Type: GrantFiled: November 28, 2016Date of Patent: August 11, 2020Assignee: TONGFU MICROELECTRONICS CO., LTD.Inventors: Yujuan Tao, Lei Shi, Honghui Wang
-
Patent number: 10515883Abstract: A 3D system-level packaging method includes providing a packaging substrate having a first functional surface and a second surface with wiring arrangement within the packaging substrate and between the first functional surface and the second surface. The method also includes forming at least one flip package layer on the first functional surface of the packaging substrate and forming at least one wiring and package layer on the flip package layer. The flip package layer is formed by subsequently forming a flip mounting layer, an underfill, a sealant layer, and a wiring layer; and the wiring and package layer is formed by subsequently forming a straight mounting layer, a sealant layer, and a wiring layer. Further, the method includes planting connection balls on the second functional surface of the packaging substrate.Type: GrantFiled: January 20, 2017Date of Patent: December 24, 2019Assignee: TONGFU MICROELECTRONICS CO., LTD.Inventors: Yujuan Tao, Lei Shi
-
Publication number: 20170133305Abstract: A 3D system-level packaging method includes providing a packaging substrate having a first functional surface and a second surface with wiring arrangement within the packaging substrate and between the first functional surface and the second surface. The method also includes forming at least one flip package layer on the first functional surface of the packaging substrate and forming at least one wiring and package layer on the flip package layer. The flip package layer is formed by subsequently forming a flip mounting layer, an underfill, a sealant layer, and a wiring layer; and the wiring and package layer is formed by subsequently forming a straight mounting layer, a sealant layer, and a wiring layer. Further, the method includes planting connection balls on the second functional surface of the packaging substrate.Type: ApplicationFiled: January 20, 2017Publication date: May 11, 2017Inventors: Yujuan TAO, Lei SHI
-
Publication number: 20170077035Abstract: A system-level packaging method includes providing a packaging substrate having a first functional surface and a second surface with wiring arrangement within the packaging substrate and between the first functional surface and the second surface. The method also includes forming at least two package layers on the first functional surface of the packaging substrate, wherein each package layer is formed by subsequently forming a mounting layer, a sealant layer, and a wiring layer. Further, the method includes forming a top sealant layer and planting connection balls on the second functional surface of the packaging substrate.Type: ApplicationFiled: November 28, 2016Publication date: March 16, 2017Inventors: Yujuan TAO, Lei SHI, Honghui WANG
-
Patent number: 9595490Abstract: A 3D system-level packaging method includes providing a packaging substrate having a first functional surface and a second surface with wiring arrangement within the packaging substrate and between the first functional surface and the second surface. The method also includes forming at least one flip package layer on the first functional surface of the packaging substrate and forming at least one wiring and package layer on the flip package layer. The flip package layer is formed by subsequently forming a flip mounting layer, an underfill, a sealant layer, and a wiring layer; and the wiring and package layer is formed by subsequently forming a straight mounting layer, a sealant layer, and a wiring layer. Further, the method includes planting connection balls on the second functional surface of the packaging substrate.Type: GrantFiled: March 22, 2012Date of Patent: March 14, 2017Assignee: NANTONG FUJITSU MICROELECTRONICS CO., LTD.Inventors: Yujuan Tao, Lei Shi
-
Patent number: 9548282Abstract: A semiconductor device and a manufacturing method thereof. The semiconductor device includes a semiconductor substrate (300) provided with a plurality of pads (301), columnar electrodes on the pads (301) and a solder ball (321) provided on the columnar electrode. The columnar electrode comprises a main body (307) and a groove in the main body (307), and an opening of the groove is overlapped with the top surface of the columnar electrode. The solder ball (321) comprises a metal bump (320) arranged on the top of the columnar electrode and a filling part (319) filled in the groove. The solder ball and the columnar electrode form a structure similar to a bolt; thus the binding force between the solder ball and the columnar electrode is improved.Type: GrantFiled: October 30, 2013Date of Patent: January 17, 2017Assignee: NANTONG FUJITSU MICROELECTRONICS CO., LTD.Inventors: Chang-Ming Lin, Lei Shi, Yujuan Tao
-
Patent number: 9543269Abstract: A system-level packaging method includes providing a packaging substrate having a first functional surface and a second surface with wiring arrangement within the packaging substrate and between the first functional surface and the second surface. The method also includes forming at least two package layers on the first functional surface of the packaging substrate, wherein each package layer is formed by subsequently forming a mounting layer, a sealant layer, and a wiring layer. Further, the method includes forming a top sealant layer and planting connection balls on the second functional surface of the packaging substrate.Type: GrantFiled: March 22, 2012Date of Patent: January 10, 2017Assignee: NANTONG FUJITSU MICROELECTRONICS CO., LTD.Inventors: Yujuan Tao, Lei Shi, Honghui Wang
-
Patent number: 9497862Abstract: The present invention relates a packaging structure including: a carrier board and a cementing layer on the surface of the carrier board; chips and passive devices having functional side thereof attached to the cementing layer; and a sealing material layer for packaging and curing, the sealing material being formed on the carrier board on the side attached to the chips and the passive devices. The present invention integrates chips and passive devices and then packages the chips and the passive devices together, and is therefore a packaged product having not single-chip functionality but integrated-system functionality. The present invention is highly integrated, reduces interfering factors such as system-internal electric resistance and inductance, and accommodates growing demand for lighter, thinner, shorter, and smaller semiconductor packaging.Type: GrantFiled: January 20, 2012Date of Patent: November 15, 2016Assignee: Nantong Fujitsu Microelectronics Co., Ltd.Inventors: Lei Shi, Yujuan Tao, Guohua Gao, Guoji Yang, Honglei Li, Haijun Shen
-
Patent number: 9485868Abstract: A package structure, including: a circuit board, including a first surface and a second surface opposite to the first surface, where the circuit board possesses multiple carrying units arranged in a matrix form, each of which possesses multiple input pads on the first surface and multiple output pads on the second surface, where the input pads and the output pads are interconnected electrically; a pre-packaged panel, including a first encapsulation layer, which possesses multiple integrating units arranged in a matrix form, wherein each of the integrating units possesses at least one semiconductor chip with multiple first pads, where first metal bumps are disposed on the first pads; wherein the pre-packaged panel is mounted on the first surface; a filling layer, filling a space between the first surface and the pre-packaged panel; and second metal bumps, disposed on the output pads. Accordingly, the package structure improves package efficiency.Type: GrantFiled: September 17, 2014Date of Patent: November 1, 2016Assignee: Nantong Fujitsu Microelectronics Co., Ltd.Inventor: Yujuan Tao
-
Patent number: 9397070Abstract: A method for forming a package structure is provided, which includes: providing a pre-packaged panel including a first encapsulation layer, which includes multiple integrating units each including at least one semiconductor chip with multiple first pads, and first metal bumps are disposed on the first pads; providing a circuit board including a first surface and a second surface, where the circuit board includes multiple carrying units each including multiple input pads on the first surface and multiple output pads on the second surface; mounting the pre-packaged panel on the first surface to form multiple package units; forming a filling layer by filling a space between the first surface and the pre-packaged panel; forming second metal bumps on the output pads on the second surface; cutting the structure based on the multiple package units to form multiple independent package structures. Accordingly, the package structure improves package efficiency.Type: GrantFiled: September 17, 2014Date of Patent: July 19, 2016Assignee: NANTONG FUJITSU MICROELECTRONICS CO., LTD.Inventor: Yujuan Tao
-
Patent number: 9362173Abstract: Provided is a method for chip packaging, including the steps of: providing a semi-packaged wafer which has a cutting trail and a metal bonding pad of the chip; forming on the metal bonding pad a sub-ball metal electrode, using a selective formation process; forming a protective layer on the wafer in a region not including the sub-ball metal electrode, with the protective layer covering the cutting trail; forming a solder ball on the sub-ball metal electrode; dicing the wafer along the cutting trail. The present invention can prevent metal in the cutting trail from being affected during the production of the sub-ball metal electrode, and protect the lateral sides of a discrete chip after cutting. The process flow thereof is simple, and enhances the efficiency of the packaging as well as its yield.Type: GrantFiled: October 18, 2011Date of Patent: June 7, 2016Assignee: Nantong Fujitsu Microelectronics Co., Ltd.Inventors: Lei Shi, Yujuan Tao, Guohua Gao, Naomi Masuda, Koichi Meguro
-
Patent number: 9324583Abstract: The present invention relates to a packaging method including the steps: a cementing layer is formed on a carrier board; the functional sides of chips and passive devices are attached to the cementing layer; a sealing material layer is formed on the side of the carrier board to which the chips and the passive devices are attached, and packaging and curing are performed; and the carrier board and the cementing layer are removed. Compared to the prior art, the system-level fan-out wafer packaging method claimed by the present invention first integrates chips and passive devices and then packages the chips and the passive devices together, thereby forming a final packaged product having not single-chip functionality but integrated-system functionality.Type: GrantFiled: January 20, 2012Date of Patent: April 26, 2016Assignee: NANTONG FUJITSU MICROELECTRONICS CO., LTD.Inventors: Lei Shi, Yujuan Tao, Guohua Gao, Jaingen Shi, Haiqing Zhu
-
Patent number: 9287205Abstract: A fan-out high-density packaging method includes providing a packaging substrate, forming a stripping film on the packaging substrate, and forming a first protection layer on the stripping film and pre-designed photolithography pattern openings on the first protection layer. The method also includes forming a metal redistribution layer on the surface of the first protection layer and in the photolithography pattern openings, forming a second protection layer on the first protection layer and partially exposing the metal redistribution layer, and forming at least one package layer on the second protection layer. Each of at least one package layer includes a straight mounting layer, a sealant layer, and a wiring layer formed in sequence, and the package layer connects the metal redistribution layer through the wiring layer.Type: GrantFiled: April 23, 2015Date of Patent: March 15, 2016Assignee: NANTONG FUJITSU MICROELECTRONICS CO., LTD.Inventors: Lei Shi, Yujuan Tao
-
Publication number: 20160035696Abstract: A method for forming a package structure is provided, which includes: providing a pre-packaged panel including a first encapsulation layer, which includes multiple integrating units each including at least one semiconductor chip with multiple first pads, and first metal bumps are disposed on the first pads; providing a circuit board including a first surface and a second surface, where the circuit board includes multiple carrying units each including multiple input pads on the first surface and multiple output pads on the second surface; mounting the pre-packaged panel on the first surface to form multiple package units; forming a filling layer by filling a space between the first surface and the pre-packaged panel; forming second metal bumps on the output pads on the second surface; cutting the structure based on the multiple package units to form multiple independent package structures. Accordingly, the package structure improves package efficiency.Type: ApplicationFiled: September 17, 2014Publication date: February 4, 2016Applicant: Nantong Fujitsu Microelectronics Co., Ltd.Inventor: Yujuan Tao
-
Publication number: 20150382467Abstract: A package structure, including: a circuit board, including a first surface and a second surface opposite to the first surface, where the circuit board possesses multiple carrying units arranged in a matrix form, each of which possesses multiple input pads on the first surface and multiple output pads on the second surface, where the input pads and the output pads are interconnected electrically; a pre-packaged panel, including a first encapsulation layer, which possesses multiple integrating units arranged in a matrix form, wherein each of the integrating units possesses at least one semiconductor chip with multiple first pads, where first metal bumps are disposed on the first pads; wherein the pre-packaged panel is mounted on the first surface; a filling layer, filling a space between the first surface and the pre-packaged panel; and second metal bumps, disposed on the output pads. Accordingly, the package structure improves package efficiency.Type: ApplicationFiled: September 17, 2014Publication date: December 31, 2015Applicant: NANTONG FUJITSU MICROELECTRONICS CO., LTD.Inventor: Yujuan Tao
-
Publication number: 20150287688Abstract: A semiconductor device and a manufacturing method thereof. The semiconductor device includes a semiconductor substrate (300) provided with a plurality of pads (301), columnar electrodes on the pads (301) and a solder ball (321) provided on the columnar electrode. The columnar electrode comprises a main body (307) and a groove in the main body (307), and an opening of the groove is overlapped with the top surface of the columnar electrode. The solder ball (321) comprises a metal bump (320) arranged on the top of the columnar electrode and a filling part (319) filled in the groove. The solder ball and the columnar electrode form a structure similar to a bolt; thus the binding force between the solder ball and the columnar electrode is improved.Type: ApplicationFiled: October 30, 2013Publication date: October 8, 2015Inventors: Chang-Ming Lin, Lei Shi, Yujuan Tao
-
Publication number: 20150228568Abstract: A fan-out high-density packaging method includes providing a packaging substrate, forming a stripping film on the packaging substrate, and forming a first protection layer on the stripping film and pre-designed photolithography pattern openings on the first protection layer. The method also includes forming a metal redistribution layer on the surface of the first protection layer and in the photolithography pattern openings, forming a second protection layer on the first protection layer and partially exposing the metal redistribution layer, and forming at least one package layer on the second protection layer. Each of at least one package layer includes a straight mounting layer, a sealant layer, and a wiring layer formed in sequence, and the package layer connects the metal redistribution layer through the wiring layer.Type: ApplicationFiled: April 23, 2015Publication date: August 13, 2015Inventors: LEI SHI, YUJUAN TAO