Patents by Inventor Yukikazu Matsuo
Yukikazu Matsuo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20180039571Abstract: A tester instruction generation unit generates a tester instruction for terminals of a plurality of devices connected to a tester based on an instruction of a user program and causes an instruction storage unit to store the tester instruction. A transfer mode setting unit sets a transfer mode to either a successive transfer mode or a batch transfer mode, based on the number of tester instructions in the instruction storage unit or an instruction of the user program. A transfer control unit transmits the tester instruction in the instruction storage unit to the tester in accordance with the set transfer mode.Type: ApplicationFiled: October 2, 2017Publication date: February 8, 2018Inventors: Yukikazu MATSUO, Yasuyuki TANAKA, Masaru SUGIMOTO, Kyosaku NOBUNAGA
-
Patent number: 9811450Abstract: A tester instruction generation unit generates a tester instruction for terminals of a plurality of devices connected to a tester based on an instruction of a user program and causes an instruction storage unit to store the tester instruction. A transfer mode setting unit sets a transfer mode to either a successive transfer mode or a batch transfer mode, based on the number of tester instructions in the instruction storage unit or an instruction of the user program. A transfer control unit transmits the tester instruction in the instruction storage unit to the tester in accordance with the set transfer mode.Type: GrantFiled: April 29, 2014Date of Patent: November 7, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Yukikazu Matsuo, Yasuyuki Tanaka, Masaru Sugimoto, Kyosaku Nobunaga
-
Patent number: 9557384Abstract: A testing device has plural pin electronics substrates and a control substrate. The control substrate includes a first instruction code memory storing an instruction code, a first program counter incrementing a count in synchronization with a clock, a code analysis circuit analyzing the instruction code read from the first instruction code memory in accordance with a counter value, and a control data output control circuit outputting control data for controlling the pin electronics substrates in accordance with the instruction code. Each pin electronics substrate includes a first pin memory storing pin data, a second program counter incrementing a count in synchronization with the clock, and a pin data output control circuit adjusting, based on control data, the count value of the second program counter and outputting pin data read from the first pin memory, the pin data being dependent on the count value of the second program counter.Type: GrantFiled: November 25, 2013Date of Patent: January 31, 2017Assignee: Renesas Electronics CorporationInventors: Yukikazu Matsuo, Makoto Nishigaki, Masaru Sugimoto
-
Publication number: 20140325191Abstract: A tester instruction generation unit generates a tester instruction for terminals of a plurality of devices connected to a tester based on an instruction of a user program and causes an instruction storage unit to store the tester instruction. A transfer mode setting unit sets a transfer mode to either a successive transfer mode or a batch transfer mode, based on the number of tester instructions in the instruction storage unit or an instruction of the user program. A transfer control unit transmits the tester instruction in the instruction storage unit to the tester in accordance with the set transfer mode.Type: ApplicationFiled: April 29, 2014Publication date: October 30, 2014Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Yukikazu MATSUO, Yasuyuki Tanaka, Masaru Sugimoto, Kyosaku Nobunaga
-
Publication number: 20140145746Abstract: A testing device has plural pin electronics substrates and a control substrate. The control substrate includes a first instruction code memory storing an instruction code, a first program counter incrementing a count in synchronization with a clock, a code analysis circuit analyzing the instruction code read from the first instruction code memory in accordance with a counter value, and a control data output control circuit outputting control data for controlling the pin electronics substrates in accordance with the instruction code. Each pin electronics substrate includes a first pin memory storing pin data, a second program counter incrementing a count in synchronization with the clock, and a pin data output control circuit adjusting, based on control data, the count value of the second program counter and outputting pin data read from the first pin memory, the pin data being dependent on the count value of the second program counter.Type: ApplicationFiled: November 25, 2013Publication date: May 29, 2014Applicant: Renesas Electronics CorporationInventors: Yukikazu MATSUO, Makoto Nishigaki, Masaru Sugimoto
-
Patent number: 6930931Abstract: A program counter circuit is composed of two kinds of registers, a down counter, an up counter, a selector, and a logic circuit. The two kinds of registers hold a pre-jump PC value and a post-jump PC value of a jump that is prescribed by a program. The down counter holds the number of repetitions of a repeat sequence that is prescribed by the program. The up counter holds a PC value that is counted up for each clock pulse. The selector selects, as a PC value to be output next, the post-jump PC value or the value that is held by the up counter. The logic circuit refers to the output value of the program counter and the output values of the registers and the down counter, and generates a signal that instructs the selector what PC value should be selected as the next output value.Type: GrantFiled: March 24, 2003Date of Patent: August 16, 2005Assignee: Renesas Technology Corp.Inventor: Yukikazu Matsuo
-
Patent number: 6802034Abstract: A test pattern generation circuit for use with a self-diagnostic circuit which produces a test pattern through use of a microinstruction code, which includes a memory device RAM/ROM which temporarily stores the microinstruction code and outputs two different instruction codes within one clock cycle; a selector SEL which receives output from the memory device and selectively delays the two instruction codes, thereby outputting one code; and a pattern generation circuit PG which produces a test pattern corresponding to output from the selector.Type: GrantFiled: January 31, 2002Date of Patent: October 5, 2004Assignees: Renesas Technology Corp., Ryoden Semiconductor System Engineering CorporationInventors: Yukikazu Matsuo, Yoshihiro Nagura
-
Publication number: 20040085824Abstract: A program counter circuit is composed of two kinds of registers, a down counter, an up counter, a selector, and a logic circuit. The two kinds of registers hold a pre-jump PC value and a post-jump PC value of a jump that is prescribed by a program. The down counter holds the number of repetitions of a repeat sequence that is prescribed by the program. The up counter holds a PC value that is counted up for each clock pulse. The selector selects, as a PC value to be output next, the post-jump PC value or the value that is held by the up counter. The logic circuit refers to the output value of the program counter and the output values of the registers and the down counter, and generates a signal that instructs the selector what PC value should be selected as the next output value.Type: ApplicationFiled: March 24, 2003Publication date: May 6, 2004Applicant: Mitsubishi Denki Kabushiki KaishaInventor: Yukikazu Matsuo
-
Publication number: 20030023913Abstract: In the testing device of a semiconductor integrated circuit, each of the logics is provided with the JTAG circuit includes: a boundary scan register that executes a test of the logic in accordance with a test data input and stores a test result, a data register, a pseudo bypass register having a bypassing function of the test data input, a first selector connected to the data register and the pseudo bypass register, which selectively takes out outputs of the registers, a bypass register having the bypassing function of the test data input, an instruction register for giving an operation command, and a second selector connected to the boundary scan register, the first selector, the bypass register, and the instruction register, which is selectively controlled by the instruction register. In this construction, the output from the second selector of a specific logic is connected to the input of another logic.Type: ApplicationFiled: February 28, 2002Publication date: January 30, 2003Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Yukikazu Matsuo, Yoshihiro Nagura
-
Publication number: 20030018938Abstract: A test pattern generation circuit for use with a self-diagnostic circuit which produces a test pattern through use of a microinstruction code, which includes a memory device RAM/ROM which temporarily stores the microinstruction code and outputs two different instruction codes within one clock cycle; a selector SEL which receives output from the memory device and selectively delays the two instruction codes, thereby outputting one code; and a pattern generation circuit PG which produces a test pattern corresponding to output from the selector.Type: ApplicationFiled: January 31, 2002Publication date: January 23, 2003Applicant: Mitsubishi Denki Kabushiki Kaisha andInventors: Yukikazu Matsuo, Yoshihiro Nagura
-
Patent number: 6335645Abstract: When a level of an asynchronous internal clock enabling signal asynchronous with an external clock signal is risen just after or just before a level change of the external clock signal, a for-synchronization-circuit enabling signal synchronized with the external clock signal is produced in a control signal producing circuit on condition that a level of the for-synchronization-circuit enabling signal is risen at a time which is later than the level change of the external clock signal by two clocks of the external clock signal. Therefore, a reset time-period from the level change of the external clock signal to the level change of the for-synchronization-circuit enabling signal, is obtained. A synchronization circuit is reset in the reset time-period according to the external clock signal and the asynchronous internal clock enabling signal, and, a test signal is produced in the synchronization circuit from the for-synchronization-circuit enabling signal after the reset time-period passes.Type: GrantFiled: June 13, 2000Date of Patent: January 1, 2002Assignees: Mitsubishi Denki Kabushiki Kaisha, Ryoden Semiconductor System Engineering CorporationInventors: Yukikazu Matsuo, Masami Nakajima, Tetsushi Tanizaki