Patents by Inventor Yukio Suda
Yukio Suda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10014072Abstract: A diagnosis method executed by a processor includes receiving signal data at a timing of a first clock signal; setting a diagnosis period to perform a diagnosis of a memory with a predetermined period; executing a write operation and a read operation of the signal data on the memory at a timing of a second clock signal that is higher in rate than the first clock signal within the diagnosis period; executing at least one of operations included in the diagnosis of the memory using diagnosis data at a timing of the second clock signal during a period responsive to a difference between a number of first clock pulses of the first clock signal within the diagnosis period and a number of second clock pulses of the second clock signal within the diagnosis period; and diagnosing the memory by repeating the diagnosis period by a plurality of times.Type: GrantFiled: October 27, 2016Date of Patent: July 3, 2018Assignee: FUJITSU LIMITEDInventors: Hiroyuki Nishimura, Yukio Suda, Satoshi Nemoto
-
Publication number: 20170125126Abstract: A diagnosis method executed by a processor includes receiving signal data at a timing of a first clock signal; setting a diagnosis period to perform a diagnosis of a memory with a predetermined period; executing a write operation and a read operation of the signal data on the memory at a timing of a second clock signal that is higher in rate than the first clock signal within the diagnosis period; executing at least one of operations included in the diagnosis of the memory using diagnosis data at a timing of the second clock signal during a period responsive to a difference between a number of first clock pulses of the first clock signal within the diagnosis period and a number of second clock pulses of the second clock signal within the diagnosis period; and diagnosing the memory by repeating the diagnosis period by a plurality of times.Type: ApplicationFiled: October 27, 2016Publication date: May 4, 2017Applicant: FUJITSU LIMITEDInventors: HIROYUKI NISHIMURA, YUKIO SUDA, Satoshi Nemoto
-
Patent number: 9641427Abstract: A client interface unit receives a pause frame transmitted from a client device compatible with a relatively low communication rate. A data rate conversion unit generates a plurality of pause frames in accordance with a pause time designated by the received one pause frame and transmits the plurality of pause frames to a frame processing unit compatible with a relatively high communication rate. The frame processing unit stops transmitting a frame destined to the client device in accordance with the plurality of pause frames.Type: GrantFiled: March 2, 2015Date of Patent: May 2, 2017Assignee: FUJITSU LIMITEDInventors: Takashi Nakajima, Akio Yokotsuka, Hiroyuki Komori, Yukio Suda
-
Publication number: 20150271085Abstract: A client interface unit receives a pause frame transmitted from a client device compatible with a relatively low communication rate. A data rate conversion unit generates a plurality of pause frames in accordance with a pause time designated by the received one pause frame and transmits the plurality of pause frames to a frame processing unit compatible with a relatively high communication rate. The frame processing unit stops transmitting a frame destined to the client device in accordance with the plurality of pause frames.Type: ApplicationFiled: March 2, 2015Publication date: September 24, 2015Applicants: Fujitsu Telecom Networks Limited, FUJITSU LIMITEDInventors: Takashi Nakajima, Akio Yokotsuka, Hiroyuki Komori, Yukio Suda
-
Patent number: 9003075Abstract: A transmission device includes a temporary storage unit that is provided for each port receiving input data, stores the data temporarily, and outputs the temporarily stored data in response to a read enable signal, a storage unit that performs time-division multiplexing on the data output from the temporary storage unit in response to the read enable signal and stores the data, a flow monitoring unit that monitors a data flow for each of the ports, and a control unit that selects a temporary storage unit that is a read enable target from the temporary storage units corresponding to the ports to which the data is input, by a weighted round robin system in accordance with the data flow for each of the ports, and outputs the read enable signal to the selected temporary storage unit.Type: GrantFiled: May 3, 2013Date of Patent: April 7, 2015Assignee: Fujitsu LimitedInventors: Mitsuru Sutou, Masayuki Tanaka, Yukio Suda
-
Patent number: 8780897Abstract: A cross-connect system includes a mapping unit that maps second signal frames on which cross-connection is performed with a space switch, into third signal frames on which cross-connection is performed with the space switch and a time switch; a selection unit that selects either first signal frames on which cross-connection is performed with the space switch and the time switch and corresponding clock signals, or the third signal frames and corresponding clock signals; a cross-connection unit that receives either the first signal frames and corresponding clock signals or the third signal frames and corresponding clock signals selected by the selection unit and performs cross-connection for either the first signal frames or the third signal frames; and a demapping unit that demaps the third signal frames output from the cross-connection unit into the second signal frames and output the second signal frames.Type: GrantFiled: February 27, 2012Date of Patent: July 15, 2014Assignee: Fujitsu LimitedInventors: Isao Chiku, Yukio Suda, Shiuji Sakakura
-
Patent number: 8730792Abstract: Each of a first switching processor and a second switching processor included in a switching device switches plural pieces of data to determined destinations. A controller bypass-transmits a determined number of pieces of data received by the first switching processor to the second switching processor according to a congestion state of the first switching processor to make both of the first switching processor and the second switching processor perform a switching process. Alternatively, the controller bypass-transmits a determined number of pieces of data received by the second switching processor to the first switching processor according to a congestion state of the second switching processor to make both of the first switching processor and the second switching processor perform a switching process.Type: GrantFiled: February 28, 2011Date of Patent: May 20, 2014Assignee: Fujitsu LimitedInventors: Satoshi Nemoto, Yukio Suda
-
Publication number: 20130332630Abstract: A transmission device includes a temporary storage unit that is provided for each port receiving input data, stores the data temporarily, and outputs the temporarily stored data in response to a read enable signal, a storage unit that performs time-division multiplexing on the data output from the temporary storage unit in response to the read enable signal and stores the data, a flow monitoring unit that monitors a data flow for each of the ports, and a control unit that selects a temporary storage unit that is a read enable target from the temporary storage units corresponding to the ports to which the data is input, by a weighed round robin system in accordance with the data flow for each of the ports, and outputs the read enable signal to the selected temporary storage unit.Type: ApplicationFiled: May 3, 2013Publication date: December 12, 2013Applicant: FUJITSU LIMITEDInventors: Mitsuru Sutou, Masayuki Tanaka, Yukio Suda
-
Publication number: 20120219291Abstract: A cross-connect system includes a mapping unit that maps second signal frames on which cross-connection is performed with a space switch, into third signal frames on which cross-connection is performed with the space switch and a time switch; a selection unit that selects either first signal frames on which cross-connection is performed with the space switch and the time switch and corresponding clock signals, or the third signal frames and corresponding clock signals; a cross-connection unit that receives either the first signal frames and corresponding clock signals or the third signal frames and corresponding clock signals selected by the selection unit and performs cross-connection for either the first signal frames or the third signal frames; and a demapping unit that demaps the third signal frames output from the cross-connection unit into the second signal frames and output the second signal frames.Type: ApplicationFiled: February 27, 2012Publication date: August 30, 2012Applicant: FUJITSU LIMITEDInventors: Isao Chiku, Yukio Suda, Shiuji Sakakura
-
Publication number: 20110292806Abstract: Each of a first switching processor and a second switching processor included in a switching device switches plural pieces of data to determined destinations. A controller bypass-transmits a determined number of pieces of data received by the first switching processor to the second switching processor according to a congestion state of the first switching processor to make both of the first switching processor and the second switching processor perform a switching process. Alternatively, the controller bypass-transmits a determined number of pieces of data received by the second switching processor to the first switching processor according to a congestion state of the second switching processor to make both of the first switching processor and the second switching processor perform a switching process.Type: ApplicationFiled: February 28, 2011Publication date: December 1, 2011Applicant: FUJITSU LIMITEDInventors: Satoshi NEMOTO, Yukio SUDA
-
Patent number: 7978704Abstract: In a frame buffer monitoring method and device, information concerning a received frame is extracted, and a monitoring frame added to a start of the frame is written in a FIFO buffer. When the monitoring frame is read from the FIFO buffer, expectation information is generated from the information concerning the frame added to the start of the monitoring frame read, the expectation information is compared with the information concerning the frame included in the frame within the monitoring frame read, and whether or not the expectation information is consistent with the information concerning the frame is determined. As a result of the comparison, when it is determined that the expectation information is not consistent with the information concerning the frame, e.g. bits of an FCS within the frame which is determined to be inconsistent are inverted to be transmitted to a subsequent stage as a discarded frame or the frame is discarded.Type: GrantFiled: May 31, 2006Date of Patent: July 12, 2011Assignee: Fujitsu LimitedInventors: Shiuji Sakakura, Yasuhiro Ooba, Yukio Suda, Masayuki Horie
-
Patent number: 7463169Abstract: In a more effective data generation method and circuit used for 64B/66B encoding, when packet data, and head and tail information of the data packet are received, write user data in which a head and tail identifying bytes are respectively added to a head and a tail of the packet data based on the head and tail information is associated with control data indicating positions of both of the identifying bytes to be written in a memory sequentially from a predetermined address of the memory. From the predetermined address, user data by 8 bytes and the control data corresponding to the user data are sequentially read to be provided to a 64B/66B encoding circuit.Type: GrantFiled: October 24, 2007Date of Patent: December 9, 2008Assignee: Fujitsu LimitedInventors: Masayuki Horie, Yukio Suda
-
Publication number: 20080100481Abstract: In a more effective data generation method and circuit used for 64B/66B encoding, when packet data, and head and tail information of the data packet are received, write user data in which a head and tail identifying bytes are respectively added to a head and a tail of the packet data based on the head and tail information is associated with control data indicating positions of both of the identifying bytes to be written in a memory sequentially from a predetermined address of the memory. From the predetermined address, user data by 8 bytes and the control data corresponding to the user data are sequentially read to be provided to a 64B/66B encoding circuit.Type: ApplicationFiled: October 24, 2007Publication date: May 1, 2008Applicant: FUJITSU LIMITEDInventors: Masayuki Horie, Yukio Suda
-
Publication number: 20070189314Abstract: In a frame buffer monitoring method and device, information concerning a received frame is extracted, and a monitoring frame added to a start of the frame is written in a FIFO buffer. When the monitoring frame is read from the FIFO buffer, expectation information is generated from the information concerning the frame added to the start of the monitoring frame read, the expectation information is compared with the information concerning the frame included in the frame within the monitoring frame read, and whether or not the expectation information is consistent with the information concerning the frame is determined. As a result of the comparison, when it is determined that the expectation information is not consistent with the information concerning the frame, e.g. bits of an FCS within the frame which is determined to be inconsistent are inverted to be transmitted to a subsequent stage as a discarded frame or the frame is discarded.Type: ApplicationFiled: May 31, 2006Publication date: August 16, 2007Inventors: Shiuji Sakakura, Yasuhiro Ooba, Yukio Suda, Masayuki Horie
-
Publication number: 20030198233Abstract: The invention relates to provide a cross-connect switch and a route monitoring assist apparatus both suitable for a synchronous transfer mode. An object of the invention is to attain cross-connect at a low cost with reliability in a much higher rate group than in the conventional example. To this end, the invention provides a cross-connect switch comprising a multiport storage section having a plurality of read ports randomly accessible and a plurality of write ports to which data of a plurality of channels that are time-division-multiplexed are input individually in parallel; an address storage section for storing addresses to be supplied to the respective read ports; and a controlling section for writing data in units of a plurality of channels by supplying write addresses sequentially to each of the write ports, and for supplying addresses stored in the address storage section to the respective read ports.Type: ApplicationFiled: October 24, 2002Publication date: October 23, 2003Inventors: Yukio Suda, Akio Yokotsuka, Masayuki Tanaka, Satoshi Nemoto, Hidenori Sugai, Atsushi Kawasaki
-
Patent number: 6587459Abstract: A TSA circuit which receives as input upper side incoming transmission data from a super high speed ring network and lower side incoming transmission data from a high speed ring network and outputs upper side outgoing transmission data to the super high speed ring network and lower side outgoing transmission data to the high speed ring network, provided with a time slot assignment function block which has a time switch and a space switch and produces outgoing transmission data obtained by switching channels for the incoming transmission data in units of bits, whereby high speed and large volume incoming transmission data can be processed for time slot assignment (TSA), interchanged in channels, and sent out as outgoing transmission data by a relatively small sized circuit configuration.Type: GrantFiled: March 19, 1999Date of Patent: July 1, 2003Assignee: Fujitsu LimitedInventors: Yukio Suda, Satoshi Nemoto, Masahiro Shioda, Takashi Kuwabara
-
Patent number: 6330237Abstract: A time slot assignment circuit capable of performing channel setting with a high efficiency and with a high degree of freedom of channel setting with respect to a large volume of transmission data and in addition having a small circuit scale and low power consumption, provided a time switch provided with a transmission data memory into which transmission data is sequentially written and performing switching in a time domain with respect to the transmission data, a space switch for performing switching in a space domain with respect to an output thereof, an address control memory which outputs a channel setting address for controlling the two switches, and a channel setting information converting unit for converting a channel setting information from the outside to a channel setting address and an accessing address for the memory.Type: GrantFiled: September 10, 1998Date of Patent: December 11, 2001Assignee: Fujitsu LimitedInventors: Yukio Suda, Satoshi Nemoto, Yasuhiro Murakami, Masahiro Shioda
-
Patent number: 5627826Abstract: A time-slot interchanger includes first and second time switches and a space switch installed between the first and second time switches. The first time switch includes a first part for supplying data, which is produced by adding a blank region to input data supplied to the first time switch, in n systems (n is an integer), in parallel to the space switch. And the second time switch includes a second part for supplying output data, which is produced by removing the blank region from data received in the n systems and in parallel from the space switch.Type: GrantFiled: May 18, 1995Date of Patent: May 6, 1997Assignee: Fujitsu LimitedInventors: Masaru Kameda, Yukio Suda, Toshiaki Ookubo, Hiroshi Yoshida
-
Patent number: 5014271Abstract: A pulse insertion circuit alternately distributes serial input data at a predetermined data clocking rate into first and second parallel input data, which are synchronously and simultaneously written into and read from a memory, the second input data as read being delayed by one bit. A selection means selects between the second input data and the one-bit delayed second input data and further switches between and establishes either a direct or a cross connection between the selected one of the second input data, as read or as delayed, and the first input data and the first and second output terminals thereof, at which there are produced, correspondingly, parallel and selected, first and second input data.Type: GrantFiled: March 15, 1989Date of Patent: May 7, 1991Assignee: Fujitsu LimitedInventors: Naonobu Fujimoto, Yukio Suda, Katsutoshi Miyaji