Patents by Inventor Yun-Shiang SHU
Yun-Shiang SHU has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11265010Abstract: An incremental analog-to-digital converter (ADC) with high accuracy. The incremental ADC has a delta-sigma modulator, performing delta-sigma modulation on an analog input signal to output a quantized signal, and a digital filter, receiving the quantized signal to generate a digital representation of the analog input signal. A loop filter of the delta-sigma modulator has a preset circuit. In the preset circuit, the output terminal of the loop filter is preset rather than being reset during the reset phase of the incremental ADC.Type: GrantFiled: April 1, 2020Date of Patent: March 1, 2022Assignee: MEDIATEK INC.Inventors: Yun-Shiang Shu, Su-Hao Wu, Hung-Yi Hsieh, Albert Yen-Chih Chiou
-
Patent number: 10911059Abstract: A signal processing system includes an analog-to-digital converter (ADC) that is used to convert a first analog value into a first digital value and convert a second analog value into a second digital value. The ADC includes a first digital-to-analog converter (DAC) circuit and a second DAC circuit operating in different voltage domains. A first bit segment and a second bit segment of each digital value are determined via the first DAC circuit and the second DAC circuit, respectively. An analog injection value is injected to the second analog value, the analog injection value is converted from a digital injection value formed by a subset of bits of the second bit segment of the first digital value, and the second bit segment of the second digital value is derived from injecting the digital injection value to a digital value determined by the second DAC circuit.Type: GrantFiled: March 5, 2020Date of Patent: February 2, 2021Assignee: MEDIATEK INC.Inventors: Wei-Hsiang Huang, Yun-Shiang Shu, Su-Hao Wu
-
Publication number: 20200343905Abstract: An incremental analog-to-digital converter (ADC) with high accuracy. The incremental ADC has a delta-sigma modulator, performing delta-sigma modulation on an analog input signal to output a quantized signal, and a digital filter, receiving the quantized signal to generate a digital representation of the analog input signal. A loop filter of the delta-sigma modulator has a preset circuit. In the preset circuit, the output terminal of the loop filter is preset rather than being reset during the reset phase of the incremental ADC.Type: ApplicationFiled: April 1, 2020Publication date: October 29, 2020Inventors: Yun-Shiang SHU, Su-Hao WU, Hung-Yi HSIEH, Albert Yen-Chih CHIOU
-
Publication number: 20200295772Abstract: A signal processing system includes an analog-to-digital converter (ADC) that is used to convert a first analog value into a first digital value and convert a second analog value into a second digital value. The ADC includes a first digital-to-analog converter (DAC) circuit and a second DAC circuit operating in different voltage domains. A first bit segment and a second bit segment of each digital value are determined via the first DAC circuit and the second DAC circuit, respectively. An analog injection value is injected to the second analog value, the analog injection value is converted from a digital injection value formed by a subset of bits of the second bit segment of the first digital value, and the second bit segment of the second digital value is derived from injecting the digital injection value to a digital value determined by the second DAC circuit.Type: ApplicationFiled: March 5, 2020Publication date: September 17, 2020Inventors: Wei-Hsiang Huang, Yun-Shiang Shu, Su-Hao Wu
-
Patent number: 10205466Abstract: An electronic device has a transmit circuit and a processing circuit. The processing circuit outputs a first portion of compressive sensing (CS) samples corresponding to a signal segment to another electronic device via the transmit circuit, and selectively outputs a second portion of the CS samples corresponding to the signal segment to another electronic device via the transmit circuit according to a response of another electronic device. In this way, a balance between the compression ratio and the reconstruction quality/speed can be achieved. Moreover, the signal reconstruction performed at the processing circuit may employ a multi-resolution/multi-scale reconstruction scheme to achieve a balance between the dictionary size and the reconstruction quality/speed, and/or may employ a multi-stage reconstruction scheme to achieve a balance between the reconstruction algorithm control setting and the reconstruction quality/speed.Type: GrantFiled: December 4, 2017Date of Patent: February 12, 2019Assignee: MEDIATEK INC.Inventors: Qiang Zhou, Hua Wang, Yun-Shiang Shu, Bao-Chi Peng
-
Publication number: 20180183461Abstract: An electronic device has a transmit circuit and a processing circuit. The processing circuit outputs a first portion of compressive sensing (CS) samples corresponding to a signal segment to another electronic device via the transmit circuit, and selectively outputs a second portion of the CS samples corresponding to the signal segment to another electronic device via the transmit circuit according to a response of another electronic device. In this way, a balance between the compression ratio and the reconstruction quality/speed can be achieved. Moreover, the signal reconstruction performed at the processing circuit may employ a multi-resolution/multi-scale reconstruction scheme to achieve a balance between the dictionary size and the reconstruction quality/speed, and/or may employ a multi-stage reconstruction scheme to achieve a balance between the reconstruction algorithm control setting and the reconstruction quality/speed.Type: ApplicationFiled: December 4, 2017Publication date: June 28, 2018Inventors: Qiang Zhou, Hua Wang, Yun-Shiang Shu, Bao-Chi Peng
-
Patent number: 9831885Abstract: The invention provides a system for conversion between analog domain and digital domain with mismatch error shaping, including a DAC, a first injection circuit coupled to the DAC, and a second injection circuit coupled to the DAC. The DAC generates a first analog value in response to a first digital value, and generates a second analog value in response to a second digital value. The first injection circuit enables an analog injection value to be injected to the second analog value when the DAC generates the second analog value, wherein the analog injection value is converted from a digital injection value formed by a subset of bits of the first digital value. The second injection circuit injects the digital injection value to the second digital value, or combines the digital injection value and a related value obtained according to the second analog value.Type: GrantFiled: April 26, 2017Date of Patent: November 28, 2017Assignee: MEDIATEK INC.Inventor: Yun-Shiang Shu
-
Patent number: 9787316Abstract: The invention provides a system for conversion between analog domain and digital domain with mismatch error shaping, including a DAC, a first injection circuit coupled to the DAC, and a second injection circuit coupled to the DAC. The DAC generates a first analog value in response to a first digital value, and generates a second analog value in response to a second digital value. The first injection circuit enables an analog injection value to be injected to the second analog value when the DAC generates the second analog value, wherein the analog injection value is converted from a digital injection value formed by a subset of bits of the first digital value. The second injection circuit injects the digital injection value to the second digital value, or combines the digital injection value and a related value obtained according to the second analog value.Type: GrantFiled: August 25, 2016Date of Patent: October 10, 2017Assignee: MEDIATEK INC.Inventor: Yun-Shiang Shu
-
Publication number: 20170230056Abstract: The invention provides a system for conversion between analog domain and digital domain with mismatch error shaping, including a DAC, a first injection circuit coupled to the DAC, and a second injection circuit coupled to the DAC. The DAC generates a first analog value in response to a first digital value, and generates a second analog value in response to a second digital value. The first injection circuit enables an analog injection value to be injected to the second analog value when the DAC generates the second analog value, wherein the analog injection value is converted from a digital injection value formed by a subset of bits of the first digital value. The second injection circuit injects the digital injection value to the second digital value, or combines the digital injection value and a related value obtained according to the second analog value.Type: ApplicationFiled: April 26, 2017Publication date: August 10, 2017Inventor: Yun-Shiang Shu
-
Publication number: 20170077937Abstract: The invention provides a system for conversion between analog domain and digital domain with mismatch error shaping, including a DAC, a first injection circuit couple to the DAC, and a second injection circuit coupled to the DAC. The DAC generates a first analog value in response to a first digital value, and generates a second analog value in response to a second digital value. The first injection circuit enables an analog injection value to be injected to the second analog value when the DAC generates the second analog value, wherein the analog injection value is converted from a digital injection value formed by a subset of bits of the first digital value. The second injection circuit combines the digital injection value and one of the following: the second digital value and a related value obtained according to the second analog value.Type: ApplicationFiled: August 25, 2016Publication date: March 16, 2017Inventor: Yun-Shiang Shu
-
Patent number: 9385744Abstract: A delta-sigma analog-to-digital converter (?? ADC) has a delta-sigma modulator, a decimation filter and an error suppression circuit. The delta-sigma modulator receives an analog input, and converts the analog input into a first digital output. The decimation filter is coupled to the delta-sigma modulator, and generates a second digital output according to the first digital output. The error suppression circuit is coupled to the decimation filter, and receives an error input and injects an error output into the second digital output according to the error input.Type: GrantFiled: September 3, 2013Date of Patent: July 5, 2016Assignee: MEDIATEK INC.Inventor: Yun-Shiang Shu
-
Patent number: 9236855Abstract: A comparator has a differential pair circuit and a current control circuit. The differential pair circuit has first and second comparator transistors, and is arranged to compare a first input and a second input according to a clock signal to generate a result indicating whether a difference of the first and second inputs exceeds an internal offset. The current control circuit is coupled in series with the differential pair circuit, and configured to provide unequal abilities of drawing currents for the first and second comparator transistors. An amplifier circuit is also disclosed, having a differential pair circuit, a current control circuit, an amplification circuit and a reset circuit.Type: GrantFiled: October 2, 2014Date of Patent: January 12, 2016Assignee: MEDIATEK INC.Inventor: Yun-Shiang Shu
-
Patent number: 9077320Abstract: An offset adjustment circuit of a dynamic comparator has a detection unit and a control unit. The detection unit detects whether a comparator offset possessed by the dynamic comparator is deviated from a target offset setting, and accordingly generates a detection result. The control unit adjusts a voltage setting of at least one input received by the dynamic comparator when the detection result indicates that the comparator offset is deviated from the target offset setting.Type: GrantFiled: September 17, 2013Date of Patent: July 7, 2015Assignee: MEDIATEK INC.Inventor: Yun-Shiang Shu
-
Patent number: 8988265Abstract: A comparison circuit is provided and includes first and second comparators and a first time-to-digital comparator. The first comparator with a first offset voltage receives an input signal and generates a first comparison signal and a first inverse comparison signal. The second comparator receives the input signal and generates a second comparison signal and a second inverse comparison signal. The first offset voltage is larger than the second offset voltage. The first time-to-digital comparator receives the first comparison signal and the second inverse comparison signal and generates first and second determination signals according to the first comparison signal and the second inverse comparison signal. The first and second determination signals indicate whether a voltage of the input signal is larger than a first middle voltage. The first middle voltage is equal to a half of the sum of the first offset voltage and the second offset voltage.Type: GrantFiled: July 15, 2013Date of Patent: March 24, 2015Assignee: MediaTek Inc.Inventor: Yun-Shiang Shu
-
Publication number: 20150015307Abstract: A comparator has a differential pair circuit and a current control circuit. The differential pair circuit has first and second comparator transistors, and is arranged to compare a first input and a second input according to a clock signal to generate a result indicating whether a difference of the first and second inputs exceeds an internal offset. The current control circuit is coupled in series with the differential pair circuit, and configured to provide unequal abilities of drawing currents for the first and second comparator transistors. An amplifier circuit is also disclosed, having a differential pair circuit, a current control circuit, an amplification circuit and a reset circuit.Type: ApplicationFiled: October 2, 2014Publication date: January 15, 2015Inventor: Yun-Shiang SHU
-
Patent number: 8878608Abstract: A comparator has a differential pair circuit, a current control circuit, and a latch. The differential pair circuit has first and second comparator transistors, and is arranged to compare a first input and a second input according to a clock signal to generate a result indicating whether a difference of the first and second inputs exceeds an internal offset. The current control circuit is coupled in series with the differential pair circuit, and configured to provide unequal abilities of drawing currents for the first and second comparator transistors.Type: GrantFiled: September 12, 2012Date of Patent: November 4, 2014Assignee: MediaTek Inc.Inventor: Yun-Shiang Shu
-
Publication number: 20140077860Abstract: An offset adjustment circuit of a dynamic comparator has a detection unit and a control unit. The detection unit detects whether a comparator offset possessed by the dynamic comparator is deviated from a target offset setting, and accordingly generates a detection result. The control unit adjusts a voltage setting of at least one input received by the dynamic comparator when the detection result indicates that the comparator offset is deviated from the target offset setting.Type: ApplicationFiled: September 17, 2013Publication date: March 20, 2014Applicant: MEDIATEK INC.Inventor: Yun-Shiang Shu
-
Publication number: 20140077984Abstract: A delta-sigma modulator has a delta-sigma modulation loop and a plurality of excess loop delay (ELD) adjustment circuits. The delta-sigma modulation loop converts an analog input into a digital output. The ELD adjustment circuits perform different ELD adjustments according to the digital output for jointly adjusting an ELD of the delta-sigma modulation loop. Besides, a delta-sigma modulation method includes at least the following steps: converting an analog input into a digital output through a delta-sigma modulation loop; and employing different ELD adjustment schemes for jointly adjusting an ELD of the delta-sigma modulation loop according to the digital output.Type: ApplicationFiled: September 9, 2013Publication date: March 20, 2014Applicant: MEDIATEK INC.Inventor: Yun-Shiang Shu
-
Publication number: 20140070969Abstract: A delta-sigma analog-to-digital converter (?? ADC) has a delta-sigma modulator, a decimation filter and an error suppression circuit. The delta-sigma modulator receives an analog input, and converts the analog input into a first digital output. The decimation filter is coupled to the delta-sigma modulator, and generates a second digital output according to the first digital output. The error suppression circuit is coupled to the decimation filter, and receives an error input and injects an error output into the second digital output according to the error input.Type: ApplicationFiled: September 3, 2013Publication date: March 13, 2014Applicant: MEDIATEK INC.Inventor: Yun-Shiang Shu
-
Publication number: 20130300593Abstract: A comparison circuit is provided and includes first and second comparators and a first time-to-digital comparator. The first comparator with a first offset voltage receives an input signal and generates a first comparison signal and a first inverse comparison signal. The second comparator receives the input signal and generates a second comparison signal and a second inverse comparison signal. The first offset voltage is larger than the second offset voltage. The first time-to-digital comparator receives the first comparison signal and the second inverse comparison signal and generates first and second determination signals according to the first comparison signal and the second inverse comparison signal. The first and second determination signals indicate whether a voltage of the input signal is larger than a first middle voltage. The first middle voltage is equal to a half of the sum of the first offset voltage and the second offset voltage.Type: ApplicationFiled: July 15, 2013Publication date: November 14, 2013Inventor: Yun-Shiang SHU