Patents by Inventor Yusuke Aiba
Yusuke Aiba has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7948412Abstract: The present invention provides a continuous-time delta-sigma modulator which is configured with an SC (SCR) feedback DA (103) for improving tolerance to jitter for a clock signal and operates stably by maintaining a certain feedback amount without being influenced by a change in a production process thereof or an operating temperature condition thereof. By adjusting a reference voltage Vref that determines an output voltage of the SC feedback DA (103), it is possible to feed back a certain amount of charge from the SC feedback DA (103) to a loop filter (101). Thereby, operation of the delta-sigma modulator is stabilized.Type: GrantFiled: August 21, 2007Date of Patent: May 24, 2011Assignee: Asahi Kasei EMD CorporationInventor: Yusuke Aiba
-
Patent number: 7847635Abstract: Provided is a transconductance amplifier capable of suppressing variation in the range of a linear relationship between an input voltage and an output current depending on the magnitude of a tuning voltage Vctrl, thereby adjusting transconductance over a wider range of operating input voltages. The transconductance amplifier is configured by a differential pair formed of MOS transistors (111, 112) having a common source, MOS transistors (113, 114), amplifiers (106, 107), a voltage generator circuit (100), and a differential-pair input voltage generator circuit (120). An input differential common voltage Vcm of all differential signals inputted to the differential pair is adjusted so that a difference between Vcm and Vctrl is equal to a constant, in accordance with a change in the tuning voltage Vctrl that controls the transconductance. This enables keeping constant the range in which the transconductance amplifier can achieve good linearity.Type: GrantFiled: August 27, 2007Date of Patent: December 7, 2010Assignee: Asahi Kasei EMD CorporationInventor: Yusuke Aiba
-
Publication number: 20100225517Abstract: The present invention provides a continuous-time delta-sigma modulator which is configured with an SC (SCR) feedback DA (103) for improving tolerance to jitter for a clock signal and operates stably by maintaining a certain feedback amount without being influenced by a change in a production process thereof or an operating temperature condition thereof. By adjusting a reference voltage Vref that determines an output voltage of the SC feedback DA (103), it is possible to feed back a certain amount of charge from the SC feedback DA (103) to a loop filter (101). Thereby, operation of the delta-sigma modulator is stabilized.Type: ApplicationFiled: August 21, 2007Publication date: September 9, 2010Applicant: ASAHI KASEI EMD CORPORATIONInventor: Yusuke Aiba
-
Patent number: 7768349Abstract: An embodiment of the present invention has a differential pair including a first and second MOS transistors having their sources grounded; a third and fourth transistor with their source terminals connected to drain terminals of the first and second transistors, respectively; a voltage generating circuit for outputting tuning and common voltage so that the ratio between the common and tuning voltage is constant; and a differential pair input voltage generating circuit that receives the input and common voltage to output voltages Vip and Vin to gate terminals of the first and second transistors, respectively. The gate terminal of the fourth transistor is connected to the gate terminal of the third transistor, and the tuning voltage is input to the two terminals.Type: GrantFiled: July 26, 2007Date of Patent: August 3, 2010Assignee: Asahi Kasei Emd CorporationInventor: Yusuke Aiba
-
Publication number: 20100013556Abstract: Provided is a transconductance amplifier capable of suppressing variation in the range of a linear relationship between an input voltage and an output current depending on the magnitude of a tuning voltage Vctrl, thereby adjusting transconductance over a wider range of operating input voltages. The transconductance amplifier is configured by a differential pair formed of MOS transistors (111, 112) having a common source, MOS transistors (113, 114), amplifiers (106, 107), a voltage generator circuit (100), and a differential-pair input voltage generator circuit (120). An input differential common voltage Vcm of all differential signals inputted to the differential pair is adjusted so that a difference between Vcm and Vctrl is equal to a constant, in accordance with a change in the tuning voltage Vctrl that controls the transconductance. This enables keeping constant the range in which the transconductance amplifier can achieve good linearity.Type: ApplicationFiled: August 27, 2007Publication date: January 21, 2010Inventor: Yusuke Aiba
-
Publication number: 20090289711Abstract: An embodiment of the present invention has a differential pair including a first and second MOS transistors having their sources grounded; a third and fourth transistor with their source terminals connected to drain terminals of the first and second transistors, respectively; a voltage generating circuit for outputting tuning and common voltage so that the ratio between the common and tuning voltage is constant; and a differential pair input voltage generating circuit that receives the input and common voltage to output voltages Vip and Vin to gate terminals of the first and second transistors, respectively. The gate terminal of the fourth transistor is connected to the gate terminal of the third transistor, and the tuning voltage is input to the two terminals.Type: ApplicationFiled: July 26, 2007Publication date: November 26, 2009Inventor: Yusuke Aiba
-
Publication number: 20050280457Abstract: A high-speed current switch circuit of this invention has an n-type MOS transistor Q11 which switches and outputs a current, and a control circuit 11 which performs switching control of the MOS transistor Q11. In the control circuit 11, a source follower is formed by an N-type MOS transistor Q12 and a constant current source I2 which is a load on this transistor. A switch SW11 is connected to the MOS transistor Q12 to perform switching control of a current flowing through the MOS transistor Q12. The control circuit 11 includes a switch SW12 capable of grounding the gate of the MOS transistor 11. The source of the MOS transistor Q12 is connected to the gate of the MOS transistor Q11. Thus, even if a large current is caused to flow through the output transistor, the output transistor can be made to operate for switching at a high speed.Type: ApplicationFiled: August 26, 2005Publication date: December 22, 2005Inventors: Yusuke Aiba, Masaki Ikeda, Takeshi Fujita, Hideaki Hirose, Akio Maruo
-
Patent number: 6958631Abstract: A high-speed current switch circuit of this invention has an n-type MOS transistor Q11 which switches and outputs a current, and a control circuit 11 which performs switching control of the MOS transistor Q11. In the control circuit 11, a source follower is formed by an N-type MOS transistor Q12 and a constant current source I2 which is a load on this transistor. A switch SW11 is connected to the MOS transistor Q12 to perform switching control of a current flowing through the MOS transistor Q12. The control circuit 11 includes a switch SW12 capable of grounding the gate of the MOS transistor 11. The source of the MOS transistor Q12 is connected to the gate of the MOS transistor Q11. Thus, even if a large current is caused to flow through the output transistor, the output transistor can be made to operate for switching at a high speed.Type: GrantFiled: December 21, 2001Date of Patent: October 25, 2005Assignee: Asahi Kasei Microsystems Co., Ltd.Inventors: Yusuke Aiba, Masaki Ikeda, Takeshi Fujita, Hideaki Hirose, Akio Maruo
-
Publication number: 20020190779Abstract: A high-speed current switch circuit of this invention has an n-type MOS transistor Q11 which switches and outputs a current, and a control circuit 11 which performs switching control of the MOS transistor Q11. In the control circuit 11, a source follower is formed by an N-type MOS transistor Q12 and a constant current source I2 which is a load on this transistor. A switch SW11 is connected to the MOS transistor Q12 to perform switching control of a current flowing through the MOS transistor Q12. The control circuit 11 includes a switch SW12 capable of grounding the gate of the MOS transistor 11. The source of the MOS transistor Q12 is connected to the gate of the MOS transistor Q11. Thus, even if a large current is caused to flow through the output transistor, the output transistor can be made to operate for switching at a high speed.Type: ApplicationFiled: June 21, 2002Publication date: December 19, 2002Inventors: Yusuke Aiba, Masaki Ikeda, Takeshi Fujita, Hideaki Hirose, Akio Maruo