Patents by Inventor Yusuke Miyata
Yusuke Miyata has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11964744Abstract: An AUV includes: an underwater vehicle main body configured to sail along an inspection object located in water or on the bottom of the water; an arm extending from the underwater vehicle main body; an inspection tool portion including a contact portion configured to contact the inspection object and an inspection device configured to inspect the inspection object; and a passive joint provided between the arm and the inspection tool portion and configured to allow passive rotation of the inspection tool portion relative to the arm about at least one axis.Type: GrantFiled: April 10, 2019Date of Patent: April 23, 2024Assignee: KAWASAKI JUKOGYO KABUSHIKI KAISHAInventors: Minehiko Mukaida, Kosuke Masuda, Shinichi Miyata, Noriyuki Okaya, Kazuyuki Nakamura, Satoshi Hashimoto, Yusuke Okimura
-
Publication number: 20240072124Abstract: Provided is a semiconductor device and a method of manufacturing a semiconductor device in which deterioration of energy loss is suppressed. The semiconductor device includes: a drift layer of a first conductivity type provided between a first main surface and a second main surface of a semiconductor substrate; and a field stop layer of the first conductivity type having an impurity concentration higher than that of the drift layer and provided between the drift layer and the second main surface. A net carrier concentration profile at room temperature of the field stop layer have at least one peak from the second main surface toward the first main surface. A hydrogen atom concentration profile of the field stop layer have at least two peaks from the second main surface toward the first main surface. The hydrogen atom concentration profile has more peaks than the net carrier concentration profile.Type: ApplicationFiled: June 13, 2023Publication date: February 29, 2024Applicant: Mitsubishi Electric CorporationInventors: Yusuke MIYATA, Kenji SUZUKI, Yuki HARAGUCHI, Haruhiko MINAMITAKE, Taiki HOSHI, Hidenori KOKETSU
-
Patent number: 11881504Abstract: A semiconductor device according to the present disclosure includes: a first conductivity-type silicon substrate including a cell part and a termination part surrounding the cell part in plan view; a first conductivity-type emitter layer provided on a front surface of the silicon substrate in the cell part; a second conductivity-type collector layer provided on a back surface of the silicon substrate in the cell part; a first conductivity-type drift layer provided between the emitter layer and the collector layer; a trench gate provided to reach the drift layer from a front surface of the emitter layer; and a second conductivity-type well layer provided on the front surface of the silicon substrate in the termination part. Vacancies included in a crystal defect in the cell part are less than vacancies included in a crystal defect in the termination part.Type: GrantFiled: September 13, 2021Date of Patent: January 23, 2024Assignee: Mitsubishi Electric CorporationInventors: Kenji Suzuki, Yuki Haraguchi, Haruhiko Minamitake, Taiki Hoshi, Takuya Yoshida, Hidenori Koketsu, Yusuke Miyata, Akira Kiyoi
-
Publication number: 20230420524Abstract: A first buffer layer includes: a first region containing protons and in contact with a drift layer; a second region between the first region and a first principal surface containing protons, and in contact with the first region; and a third region between the second region of the first buffer layer and the first principal surface. An impurity concentration profile of the first buffer layer includes: a maximum value in the second region; a kink at a boundary point between the first region and the second region, relaxing or stopping a decrease from the maximum value; a value at the boundary point higher than or equal to 80% of the maximum value; and a distribution of the third region longer than or equal to 5 ?m and having an impurity concentration lower than the value at the boundary point and lower than or equal to 5.0×1014/cm3.Type: ApplicationFiled: April 26, 2023Publication date: December 28, 2023Applicant: Mitsubishi Electric CorporationInventors: Kenji SUZUKI, Yuki HARAGUCHI, Haruhiko MINAMITAKE, Taiki HOSHI, Hidenori KOKETSU, Yusuke MIYATA
-
Patent number: 11848358Abstract: A drift layer is made of silicon carbide and has a first conductivity type. At least one trench has a first side surface facing a Schottky barrier diode region, and a second side surface extending in a transistor region and contacting a source region, a body region, and the drift layer. A first protective region is provided under the at least one trench, has a second conductivity type, and is higher in impurity concentration of the second conductivity type than the body region. A second protective region extends from the first protective region, reaches at least one of the first side surface and an end region of the second side surface continuous with the first side surface, has an uppermost portion shallower than a lowermost portion of the body region, and is higher in impurity concentration of the second conductivity type than the body region.Type: GrantFiled: December 10, 2018Date of Patent: December 19, 2023Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Rina Tanaka, Katsutoshi Sugawara, Yutaka Fukui, Hideyuki Hatta, Yusuke Miyata
-
Publication number: 20230387218Abstract: A semiconductor device includes a drift region that is of first conductive type and formed in a semiconductor substrate; a hydrogen buffer region that is of first conductive type, positioned on the back surface side of the drift region, contains hydrogen as impurities, and has impurity concentration higher than impurity concentration of the drift region; a flat region that is of first conductive type, positioned on the back surface side of the hydrogen buffer region, and has impurity concentration higher than impurity concentration of the drift region; and a carrier injection layer that is of first or second conductive type, positioned on the back surface side of the flat region, and has impurity concentration higher than impurity concentrations of the hydrogen buffer region and the flat region. The hydrogen buffer region and the flat region each have a constant oxygen concentration of 1E16 atoms/cm3 to 6E17 atoms/cm3 inclusive.Type: ApplicationFiled: February 1, 2023Publication date: November 30, 2023Applicant: Mitsubishi Electric CorporationInventors: Taiki HOSHI, Kenji SUZUKI, Yuki HARAGUCHI, Haruhiko MINAMITAKE, Hidenori KOKETSU, Yusuke MIYATA, Akira KIYOI
-
Patent number: 11738264Abstract: A non-limiting example game system includes a main body apparatus, and this main body apparatus is provided attachably and detachably with a left controller and a right controller. In a first operation mode, a movement and an action of a player character are controlled according to an operation of a player. In a second operation mode, an offensive character is made to appear, and a movement and an action of the offensive character are controlled according to an operation of the player. Therefore, the movement of the player character is restricted in the second operation mode. A direction and a position of a virtual camera are controlled so as to follow the player character in the first operation mode and to respectively capture the player character and the offensive character in the second operation mode.Type: GrantFiled: January 10, 2022Date of Patent: August 29, 2023Assignee: Nintendo Co., Ltd.Inventors: Hideki Kamiya, Yusuke Miyata
-
Publication number: 20220297005Abstract: A non-limiting example game system includes a main body apparatus, and this main body apparatus is provided attachably and detachably with a left controller and a right controller. In a first operation mode, a movement and an action of a player character are controlled according to an operation of a player. In a second operation mode, an offensive character is made to appear, and a movement and an action of the offensive character are controlled according to an operation of the player. Therefore, the movement of the player character is restricted in the second operation mode. A direction and a position of a virtual camera are controlled so as to follow the player character in the first operation mode and to respectively capture the player character and the offensive character in the second operation mode.Type: ApplicationFiled: January 10, 2022Publication date: September 22, 2022Inventors: Hideki KAMIYA, Yusuke MIYATA
-
Publication number: 20220181435Abstract: A semiconductor device according to the present disclosure includes: a first conductivity-type silicon substrate including a cell part and a termination part surrounding the cell part in plan view; a first conductivity-type emitter layer provided on a front surface of the silicon substrate in the cell part; a second conductivity-type collector layer provided on a back surface of the silicon substrate in the cell part; a first conductivity-type drift layer provided between the emitter layer and the collector layer; a trench gate provided to reach the drift layer from a front surface of the emitter layer; and a second conductivity-type well layer provided on the front surface of the silicon substrate in the termination part. Vacancies included in a crystal defect in the cell part are less than vacancies included in a crystal defect in the termination part.Type: ApplicationFiled: September 13, 2021Publication date: June 9, 2022Applicant: Mitsubishi Electric CorporationInventors: Kenji SUZUKI, Yuki HARAGUCHI, Haruhiko MINAMITAKE, Taiki HOSHI, Takuya YOSHIDA, Hidenori KOKETSU, Yusuke MIYATA, Akira KIYOI
-
Publication number: 20220149167Abstract: The present invention relates to a semiconductor device having trench gates. The semiconductor device includes the following: a first semiconductor layer; a first semiconductor region selectively disposed in the upper layer of the first semiconductor layer; a second semiconductor region in contact with the first semiconductor region; a third semiconductor region on the bottom surfaces of the first and second semiconductor regions; gate trenches provided to penetrate the first and third semiconductor regions in the thickness direction of the first and third semiconductor regions to reach the inside of the first semiconductor layer; a field-reducing region on the bottom of each gate trench; and connection layers arranged in the first semiconductor layer at intervals so as to be each in contact with at least one of sidewalls of the gate trenches, the connection layers each electrically connecting the field-reducing region to the third semiconductor region.Type: ApplicationFiled: January 21, 2022Publication date: May 12, 2022Applicant: Mitsubishi Electric CorporationInventors: Yutaka FUKUI, Katsutoshi SUGAWARA, Hideyuki HATTA, Hidenori KOKETSU, Rina TANAKA, Yusuke MIYATA
-
Patent number: 11271084Abstract: The present invention relates to a semiconductor device having trench gates. The semiconductor device includes the following: a first semiconductor layer; a first semiconductor region selectively disposed in the upper layer of the first semiconductor layer; a second semiconductor region in contact with the first semiconductor region; a third semiconductor region on the bottom surfaces of the first and second semiconductor regions; gate trenches provided to penetrate the first and third semiconductor regions in the thickness direction of the first and third semiconductor regions to reach the inside of the first semiconductor layer; a field-reducing region on the bottom of each gate trench; and connection layers arranged in the first semiconductor layer at intervals so as to be each in contact with at least one of sidewalls of the gate trenches, the connection layers each electrically connecting the field-reducing region to the third semiconductor region.Type: GrantFiled: May 30, 2018Date of Patent: March 8, 2022Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Yutaka Fukui, Katsutoshi Sugawara, Hideyuki Hatta, Hidenori Koketsu, Rina Tanaka, Yusuke Miyata
-
Patent number: 11251299Abstract: A drift layer made of silicon carbide has a first conductivity type. A body region on the drift layer has a second conductivity type. A source region on the body region has the first conductivity type. A gate insulating film is on each inner wall of at least one trench. A protective layer has at least a portion below the trench, is in contact with the drift layer, and has the second conductivity type. A first low-resistance layer is in contact with the trench and the protective layer, straddles a border between the trench and the protective layer in the depth direction, has the first conductivity type, and has a higher impurity concentration than the drift layer. A second low-resistance layer is in contact with the first low-resistance layer, is away from the trench, has the first conductivity type, and has a higher impurity concentration than the first low-resistance layer.Type: GrantFiled: March 28, 2018Date of Patent: February 15, 2022Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Rina Tanaka, Katsutoshi Sugawara, Yutaka Fukui, Hideyuki Hatta, Yusuke Miyata
-
Publication number: 20220037474Abstract: A drift layer is made of silicon carbide and has a first conductivity type. At least one trench has a first side surface facing a Schottky barrier diode region, and a second side surface extending in a transistor region and contacting a source region, a body region, and the drift layer. A first protective region is provided under the at least one trench, has a second conductivity type, and is higher in impurity concentration of the second conductivity type than the body region. A second protective region extends from the first protective region, reaches at least one of the first side surface and an end region of the second side surface continuous with the first side surface, has an uppermost portion shallower than a lowermost portion of the body region, and is higher in impurity concentration of the second conductivity type than the body region.Type: ApplicationFiled: December 10, 2018Publication date: February 3, 2022Applicant: Mitsubishi Electric CorporationInventors: Rina TANAKA, Katsutoshi SUGAWARA, Yutaka FUKUI, Hideyuki HATTA, Yusuke MIYATA
-
Publication number: 20210288156Abstract: The present invention relates to a semiconductor device having trench gates. The semiconductor device includes the following: a first semiconductor layer; a first semiconductor region selectively disposed in the upper layer of the first semiconductor layer; a second semiconductor region in contact with the first semiconductor region; a third semiconductor region on the bottom surfaces of the first and second semiconductor regions; gate trenches provided to penetrate the first and third semiconductor regions in the thickness direction of the first and third semiconductor regions to reach the inside of the first semiconductor layer; a field-reducing region on the bottom of each gate trench; and connection layers arranged in the first semiconductor layer at intervals so as to be each in contact with at least one of sidewalls of the gate trenches, the connection layers each electrically connecting the field-reducing region to the third semiconductor region.Type: ApplicationFiled: May 30, 2018Publication date: September 16, 2021Applicant: Mitsubishi Electric CorporationInventors: Yutaka FUKUI, Katsutoshi SUGAWARA, Hideyuki HATTA, Hidenori KOKETSU, Rina TANAKA, Yusuke MIYATA
-
Publication number: 20210043765Abstract: A drift layer made of silicon carbide has a first conductivity type. A body region on the drift layer has a second conductivity type. A source region on the body region has the first conductivity type. A gate insulating film is on each inner wall of at least one trench. A protective layer has at least a portion below the trench, is in contact with the drift layer, and has the second conductivity type. A first low-resistance layer is in contact with the trench and the protective layer, straddles a border between the trench and the protective layer in the depth direction, has the first conductivity type, and has a higher impurity concentration than the drift layer. A second low-resistance layer is in contact with the first low-resistance layer, is away from the trench, has the first conductivity type, and has a higher impurity concentration than the first low-resistance layer.Type: ApplicationFiled: March 28, 2018Publication date: February 11, 2021Applicant: Mitsubishi Electric CorporationInventors: Rina TANAKA, Katsutoshi SUGAWARA, Yutaka FUKUI, Hideyuki HATTA, Yusuke MIYATA
-
Patent number: 8606339Abstract: [Summary] [Object] An object of the present invention is to enhance operability of a mobile communication terminal to be foldable by directing a display panel outward.Type: GrantFiled: May 30, 2005Date of Patent: December 10, 2013Assignee: Sharp Kabushiki KaishaInventors: Yusuke Miyata, Yonosuke Amano
-
Patent number: 7889192Abstract: The present invention provides a mobile phone that includes a single camera for picking up a 2D image and provides the 2D image with parallax information to create a 3D image. The 3D image is displayed on a display unit.Type: GrantFiled: July 3, 2003Date of Patent: February 15, 2011Assignee: Sharp Kabushiki KaishaInventors: Minehiro Konya, Yusuke Miyata, Kei Okuda, Takashi Yasumoto
-
Publication number: 20070298850Abstract: [Summary] [Object] An object of the present invention is to enhance operability of a mobile communication terminal to be foldable by directing a display panel outward.Type: ApplicationFiled: May 30, 2005Publication date: December 27, 2007Applicant: Sharp Kabushiki KaishaInventors: Yusuke Miyata, Yonosuke Amano
-
Publication number: 20040095462Abstract: The present invention provides a mobile phone capable of displaying a stereoscopic image at a display unit. When the mobile phone is powered on, it displays a stereoscopic screen as a start screen.Type: ApplicationFiled: July 2, 2003Publication date: May 20, 2004Inventors: Yusuke Miyata, Kei Okuda
-
Publication number: 20040008154Abstract: A mobile terminal unit configured to be foldable includes first and second display portions arranged so as to be located on an inner side and an outer side of the mobile terminal unit respectively when it is folded. When a mail arrives, a title of an unread mail is shown on the second display portion located on the outer side of the mobile terminal unit when folded. A body of the mail is displayed on the first display portion or the second display portion in succession to display of the unread mail with its title, by operating a scroll key provided on the inner side and the outer side of the mobile terminal unit when folded, or by unfolding the folded mobile terminal unit.Type: ApplicationFiled: July 1, 2003Publication date: January 15, 2004Inventors: Yusuke Miyata, Kei Okuda