Patents by Inventor YUSUKE YACHIDE
YUSUKE YACHIDE has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230305826Abstract: An apparatus and system for vehicle application management. The apparatus includes: at least one storage storing instructions; and at least one processor configured to execute the instructions to perform operations including: obtaining information identifying a first plurality of vehicle applications selected by a user of the vehicle and determining, for the user, a user-specific application matrix comprising first weight values. Each one of the first weight values is for a respective one of the first plurality of vehicle applications, and each one of the first weight values is determined based on at least a frequency of use, by the user, of the respective one of the first plurality of vehicle applications. The operations also include controlling, using the determined user-specific application matrix, downloading and installation, at the vehicle, of at least one of the first plurality of vehicle applications that is not currently installed in the vehicle.Type: ApplicationFiled: March 28, 2022Publication date: September 28, 2023Applicant: WOVEN BY TOYOTA, INC.Inventor: Yusuke YACHIDE
-
Patent number: 11755893Abstract: In order to perform a discrimination calculation using a small-capacity storage unit, a discrimination calculation apparatus comprises a feature calculation unit configured to sequentially calculate a feature of discrimination target data for each hierarchical layer, a discrimination calculation unit configured to sequentially perform a partial discrimination calculation on the discrimination target data using the feature sequentially calculated by the feature calculation unit and store a result of the partial discrimination calculation in a discrimination result storage unit, and a control unit configured to control the discrimination calculation unit to perform a next partial discrimination calculation using the feature sequentially calculated by the feature calculation unit and the result of the partial discrimination calculation stored in the discrimination result storage unit and to store a result of the next partial discrimination calculation in the discrimination result storage unit.Type: GrantFiled: February 7, 2020Date of Patent: September 12, 2023Assignee: Canon Kabushiki KaishaInventors: Masami Kato, Tsewei Chen, Yusuke Yachide
-
Patent number: 11699067Abstract: To allow arithmetic processing using a plurality of processing nodes to be executed with a smaller memory size, an arithmetic processing apparatus for executing processing using a hierarchical type network formed by the plurality of processing nodes, comprises: a storage unit configured to store a parameter used by each of the plurality of processing nodes for arithmetic processing and a calculation result of the arithmetic processing in each of the plurality of processing nodes; and a buffer control unit configured to switch, based on a configuration of the hierarchical type network, a buffer system of the parameter and the calculation result in the storage unit in at least one layer of the hierarchical type network.Type: GrantFiled: March 1, 2018Date of Patent: July 11, 2023Assignee: CANON KABUSHIKI KAISHAInventors: Yusuke Yachide, Masami Kato, Yoshinori Ito, Takahisa Yamamoto
-
Patent number: 10740674Abstract: A method of configuring a System-on-Chip (SoC) to execute a Convolutional Neural Network (CNN) by (i) receiving scheduling schemes each specifying a sequence of operations executable by Processing Units (PUs) of the SoC; (ii) selecting, a scheduling scheme for a current layer of the CNN; (iii) determining a current state of memory for a storage location in the SoC allocated for storing feature map data from the CNN; (iv) selecting, from the plurality of scheduling schemes and dependent upon the scheduling scheme for the current layer of the CNN, a set of candidate scheduling schemes for a next layer of the CNN; and (v) selecting, from the set of candidate scheduling schemes dependent upon the determined current state of memory, a scheduling scheme for the next layer of the CNN.Type: GrantFiled: May 25, 2017Date of Patent: August 11, 2020Assignee: Canon Kabushiki KaishaInventors: Jude Angelo Ambrose, Iftekhar Ahmed, Yusuke Yachide, Haseeb Bokhari, Jorgen Peddersen, Sridevan Parameswaran
-
Patent number: 10684776Abstract: A method determines a configuration for inter-processor communication for a heterogeneous multi-processor system. The method determines at least one subgraph of a graph representing communication between processors of the heterogeneous multi-processor system. For each subgraph the method (i) determines a plurality of subgraph design points. Each subgraph design point has a variation of channel mapping between any two of the processors in the subgraph by selecting from first-in-first-out (FIFO) memory and shared cache, and varying the shared cache and a local memory associated with at least one of the processors according to the channel mapping; and (ii) selects a memory solution for the subgraph, based on a cost associated with the selected memory solution. The method then determines a configuration for the graph of the heterogeneous multi-processor system, based on the selected memory solutions, to determine the configuration for inter-processor communication for the heterogeneous multi-processor system.Type: GrantFiled: June 10, 2015Date of Patent: June 16, 2020Assignee: CANON KABUSHIKI KAISHAInventors: Kapil Batra, Yusuke Yachide, Haris Javaid, Sridevan Parameswaran, Su Myat Min Shwe
-
Publication number: 20200175327Abstract: In order to perform a discrimination calculation using a small-capacity storage unit, a discrimination calculation apparatus comprises a feature calculation unit configured to sequentially calculate a feature of discrimination target data for each hierarchical layer, a discrimination calculation unit configured to sequentially perform a partial discrimination calculation on the discrimination target data using the feature sequentially calculated by the feature calculation unit and store a result of the partial discrimination calculation in a discrimination result storage unit, and a control unit configured to control the discrimination calculation unit to perform a next partial discrimination calculation using the feature sequentially calculated by the feature calculation unit and the result of the partial discrimination calculation stored in the discrimination result storage unit and to store a result of the next partial discrimination calculation in the discrimination result storage unit.Type: ApplicationFiled: February 7, 2020Publication date: June 4, 2020Inventors: Masami Kato, Tsewei Chen, Yusuke Yachide
-
Patent number: 10664310Abstract: A method of configuring a System on Chip to execute a CNN process comprising CNN layers, the method comprising, for each schedule: determining memory access amount information describing how many memory accesses are required; expressing the memory access amount information as relationships describing reusability of data; combining the relationships with a cost of writing and reading from external memory, to form memory access information; determining a memory allocation for on-chip memory of the SoC for the input FMs and the output FMs; and determining, dependent upon the memory access information and the memory allocation for each schedule; a schedule which minimises the memory access information of external memory access for the CNN layer of the CNN process; and a memory allocation associated with the determined schedule.Type: GrantFiled: December 14, 2018Date of Patent: May 26, 2020Assignee: Canon Kabushiki KaishaInventors: Haseeb Bokhari, Jorgen Peddersen, Sridevan Parameswaran, Iftekhar Ahmed, Yusuke Yachide
-
Publication number: 20190187963Abstract: A method of configuring a System on Chip to execute a CNN process comprising CNN layers, the method comprising, for each schedule: determining memory access amount information describing how many memory accesses are required; expressing the memory access amount information as relationships describing reusability of data; combining the relationships with a cost of writing and reading from external memory, to form memory access information; determining a memory allocation for on-chip memory of the SoC for the input FMs and the output FMs; and determining, dependent upon the memory access information and the memory allocation for each schedule; a schedule which minimises the memory access information of external memory access for the CNN layer of the CNN process; and a memory allocation associated with the determined schedule.Type: ApplicationFiled: December 14, 2018Publication date: June 20, 2019Inventors: HASEEB BOKHARI, JORGEN PEDDERSEN, SRIDEVAN PARAMESWARAN, IFTEKHAR AHMED, YUSUKE YACHIDE
-
Publication number: 20180253641Abstract: To allow arithmetic processing using a plurality of processing nodes to be executed with a smaller memory size, an arithmetic processing apparatus for executing processing using a hierarchical type network formed by the plurality of processing nodes, comprises: a storage unit configured to store a parameter used by each of the plurality of processing nodes for arithmetic processing and a calculation result of the arithmetic processing in each of the plurality of processing nodes; and a buffer control unit configured to switch, based on a configuration of the hierarchical type network, a buffer system of the parameter and the calculation result in the storage unit in at least one layer of the hierarchical type network.Type: ApplicationFiled: March 1, 2018Publication date: September 6, 2018Inventors: Yusuke Yachide, Masami Kato, Yoshinori Ito, Takahisa Yamamoto
-
Publication number: 20170344882Abstract: A method of configuring a System-on-Chip (SoC) to execute a Convolutional Neural Network (CNN) by (i) receiving scheduling schemes each specifying a sequence of operations executable by Processing Units (PUs) of the SoC; (ii) selecting, a scheduling scheme for a current layer of the CNN; (iii) determining a current state of memory for a storage location in the SoC allocated for storing feature map data from the CNN; (iv) selecting, from the plurality of scheduling schemes and dependent upon the scheduling scheme for the current layer of the CNN, a set of candidate scheduling schemes for a next layer of the CNN; and (v) selecting, from the set of candidate scheduling schemes dependent upon the determined current state of memory, a scheduling scheme for the next layer of the CNN.Type: ApplicationFiled: May 25, 2017Publication date: November 30, 2017Inventors: JUDE ANGELO AMBROSE, IFTEKHAR AHMED, YUSUKE YACHIDE, HASEEB BOKHARI, JORGEN PEDDERSEN, SRIDEVAN PARAMESWARAN
-
Patent number: 9477799Abstract: A method of determining a metric of a System-on-Chip (SoC), the method comprising: receiving a model dependency graph representing the SoC, the model dependency graph having a plurality of nodes representing components of the SoC and their models, and a plurality of directed edges between the nodes representing variables passed between the nodes of the model dependency graph; modifying the model dependency graph by clustering a plurality of strongly connected nodes in the model dependency graph into a single clustered node to form a clustered model dependency graph; determining an execution schedule according to a direction of an edge in the clustered model dependency graph; and executing models in the clustered model dependency graph according to the execution schedule to determine metrics of the SoC.Type: GrantFiled: November 26, 2014Date of Patent: October 25, 2016Assignee: CANON KABUSHIKI KAISHAInventors: Yusuke Yachide, Haris Javaid, Sridevan Parameswaran
-
Publication number: 20150363110Abstract: A method determines a configuration for inter-processor communication for a heterogeneous multi-processor system. The method determines at least one subgraph of a graph representing communication between processors of the heterogeneous multi-processor system. For each subgraph the method (i) determines a plurality of subgraph design points. Each subgraph design point has a variation of channel mapping between any two of the processors in the subgraph by selecting from first-in-first-out (FIFO) memory and shared cache, and varying the shared cache and a local memory associated with at least one of the processors according to the channel mapping; and (ii) selects a memory solution for the subgraph, based on a cost associated with the selected memory solution. The method then determines a configuration for the graph of the heterogeneous multi-processor system, based on the selected memory solutions, to determine the configuration for inter-processor communication for the heterogeneous multi-processor system.Type: ApplicationFiled: June 10, 2015Publication date: December 17, 2015Inventors: KAPIL BATRA, Yusuke Yachide, Haris Javaid, Sridevan Parameswaran, Su Myat Min Shwe
-
Patent number: 9147256Abstract: An edge graph in which a pixel of an image is set as a node and an edge is set between nodes is generated. The dissimilarity or similarity between nodes at the two ends of the edge is used as the feature amount of the edge, and the edge is classified into one of a plurality of classes based on the feature amount. The edge of interest is selected in ascending class order of the feature amount, and it is determined whether to merge determination target regions to which the nodes at the two ends of the edge of interest belong. Determination target regions determined to be able to be merged are merged, and a feature amount in the merged region is updated.Type: GrantFiled: April 9, 2014Date of Patent: September 29, 2015Assignee: CANON KABUSHIKI KAISHAInventors: Noriyasu Hashiguchi, Yusuke Yachide
-
Patent number: 9116751Abstract: According to the present invention, in changing the circuit configuration of a reconfigurable device, a circuit configuration change period is shortened while avoiding a dependency on processing contents without increasing the size of a circuit due to addition of a mechanism. Considering an execution order relation between a plurality of data flows, a setting change count necessary for changing the circuit configuration in changing processing is decreased within a constraint range, thereby shortening the circuit configuration change period.Type: GrantFiled: January 20, 2012Date of Patent: August 25, 2015Assignee: CANON KABUSHIKI KAISHAInventor: Yusuke Yachide
-
Publication number: 20150154330Abstract: A method of determining a metric of an SoC, the method comprising: receiving a model dependency graph representing the SoC, the model dependency graph having a plurality of nodes representing components of the SoC and their models, and a plurality of directed edges between the nodes representing variables passed between the nodes of the model dependency graph; modifying the model dependency graph by clustering a plurality of strongly connected nodes in the model dependency graph into a single clustered node to form a clustered model dependency graph; determining an execution schedule according to a direction of an edge in the clustered model dependency graph; and executing models in the clustered model dependency graph according to the execution schedule to determine metrics of the SoC.Type: ApplicationFiled: November 26, 2014Publication date: June 4, 2015Inventors: YUSUKE YACHIDE, Haris JAVAID, SRIDEVAN PARAMESWARAN
-
Publication number: 20140314312Abstract: An edge graph in which a pixel of an image is set as a node and an edge is set between nodes is generated. The dissimilarity or similarity between nodes at the two ends of the edge is used as the feature amount of the edge, and the edge is classified into one of a plurality of classes based on the feature amount. The edge of interest is selected in ascending class order of the feature amount, and it is determined whether to merge determination target regions to which the nodes at the two ends of the edge of interest belong. Determination target regions determined to be able to be merged are merged, and a feature amount in the merged region is updated.Type: ApplicationFiled: April 9, 2014Publication date: October 23, 2014Inventors: Noriyasu Hashiguchi, Yusuke Yachide
-
Publication number: 20120204181Abstract: According to the present invention, in changing the circuit configuration of a reconfigurable device, a circuit configuration change period is shortened while avoiding a dependency on processing contents without increasing the size of a circuit due to addition of a mechanism. Considering an execution order relation between a plurality of data flows, a setting change count necessary for changing the circuit configuration in changing processing is decreased within a constraint range, thereby shortening the circuit configuration change period.Type: ApplicationFiled: January 20, 2012Publication date: August 9, 2012Applicant: CANON KABUSHIKI KAISHAInventor: YUSUKE YACHIDE