Patents by Inventor Yuta KUROSU
Yuta KUROSU has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12340950Abstract: In a multilayer ceramic capacitor, a positional deviation in a lamination direction between end portions in a width direction intersecting the lamination direction and a length direction, of two of internal electrode layers adjacent to each other in the lamination direction, is about 5 ?m or less. A connection ratio N1/N0 at the middle portion thereof, and a connection ratio N2/N0 at the end portion thereof are about 90% or more, respectively, and a difference between N1/N0 and N2/N0 is about 10% or less.Type: GrantFiled: May 8, 2024Date of Patent: June 24, 2025Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Keita Kitahara, Yuta Saito, Noriyuki Ookawa, Riyousuke Akazawa, Takefumi Takahashi, Masahiro Wakashima, Yuta Kurosu, Akito Mori
-
Publication number: 20250095922Abstract: A multilayer ceramic capacitor includes a multilayer body including dielectric layers and internal electrode layers alternately laminated therein, and external electrode layers respectively provided on both end surfaces of the multilayer body in a length direction intersecting a lamination direction, and each connected to the internal electrode layers, the external electrode layers each further including a base electrode layer including a first region, a second region, and a third region divided therein, in order from the multilayer body. The first region includes a metal included in the internal electrode layers in a higher amount than the second region and the third region, the second region includes glass in a higher amount than the first region and the third region, and the third region includes copper in a higher amount than the first region and the second region.Type: ApplicationFiled: December 3, 2024Publication date: March 20, 2025Inventors: Keita KITAHARA, Yuta SAITO, Noriyuki OOKAWA, Riyousuke AKAZAWA, Takefumi TAKAHASHI, Masahiro WAKASHIMA, Yuta KUROSU, Akito MORI
-
Patent number: 12237114Abstract: A multilayer ceramic capacitor includes a second alloy portion including one metal element provided in a greatest amount among metal elements of an internal electrode layer, and one or more metal elements among a metal group including Sn, In, Ga, Zn, Bi, Pb, Cu, Ag, Pd, Pt, Ph, Ir, Ru, Os, Fe, V, and Y is provided between a second dielectric ceramic layer and a first internal electrode layer, and between a second dielectric ceramic layer and a second internal electrode layer, respectively.Type: GrantFiled: November 27, 2023Date of Patent: February 25, 2025Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Yuta Kurosu, Yuta Saito, Masahiro Wakashima, Daiki Fukunaga, Yu Tsutsui
-
Patent number: 12198864Abstract: A multilayer ceramic capacitor includes a multilayer body including dielectric layers and internal electrode layers alternately laminated therein, and external electrode layers respectively provided on both end surfaces of the multilayer body in a length direction intersecting a lamination direction, and each connected to the internal electrode layers, the external electrode layers each further including a base electrode layer including a first region, a second region, and a third region divided therein, in order from the multilayer body. The first region includes a metal included in the internal electrode layers in a higher amount than the second region and the third region, the second region includes glass in a higher amount than the first region and the third region, and the third region includes copper in a higher amount than the first region and the second region.Type: GrantFiled: July 5, 2023Date of Patent: January 14, 2025Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Keita Kitahara, Yuta Saito, Noriyuki Ookawa, Riyousuke Akazawa, Takefumi Takahashi, Masahiro Wakashima, Yuta Kurosu, Akito Mori
-
Patent number: 12119183Abstract: A multilayer ceramic capacitor includes a multilayer body including dielectric layers and internal electrode layers alternately laminated therein, base electrode layers respectively provided on both end surfaces of the multilayer body in a length direction intersecting a lamination direction, and each connected to the internal electrode layers and each including glass and copper, and plated layers respectively provided on an outer side of the base electrode layers. A protective layer including sulfur is provided between the glass included in the base electrode layers and the plated layers.Type: GrantFiled: November 30, 2023Date of Patent: October 15, 2024Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Keita Kitahara, Yuta Saito, Noriyuki Ookawa, Riyousuke Akazawa, Takefumi Takahashi, Masahiro Wakashima, Yuta Kurosu, Akito Mori
-
Publication number: 20240290546Abstract: In a multilayer ceramic capacitor, a positional deviation in a lamination direction between end portions in a width direction intersecting the lamination direction and a length direction, of two of internal electrode layers adjacent to each other in the lamination direction, is about 5 ?m or less. A connection ratio N1/N0 at the middle portion thereof, and a connection ratio N2/N0 at the end portion thereof are about 90% or more, respectively, and a difference between N1/N0 and N2/N0 is about 10% or less.Type: ApplicationFiled: May 8, 2024Publication date: August 29, 2024Inventors: Keita KITAHARA, Yuta SAITO, Noriyuki OOKAWA, Riyousuke AKAZAWA, Takefumi TAKAHASHI, Masahiro WAKASHIMA, Yuta KUROSU, Akito MORI
-
Patent number: 12068117Abstract: A multilayer ceramic capacitor includes a multilayer body including an inner layer portion including dielectric layers and internal electrode layers alternately laminated therein, two outer layer portions respectively provided on both sides of the inner layer portion in a lamination direction, and two side gap portions respectively provided on both side surfaces of the inner layer portion and the outer layer portions, in a width direction intersecting the lamination direction, and external electrodes respectively provided on both end surfaces of the multilayer body in a length direction intersecting the lamination direction and the width direction, and each connected to the internal electrode layers, wherein nickel and magnesium are segregated between the side gap portions and the outer layer portions.Type: GrantFiled: October 2, 2023Date of Patent: August 20, 2024Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Keita Kitahara, Yuta Saito, Noriyuki Ookawa, Riyousuke Akazawa, Takefumi Takahashi, Masahiro Wakashima, Yuta Kurosu, Akito Mori
-
Patent number: 12009157Abstract: In a multilayer ceramic capacitor, a positional deviation in a lamination direction between end portions in a width direction intersecting the lamination direction and a length direction, of two of internal electrode layers adjacent to each other in the lamination direction, is about 5 ?m or less. A connection ratio N1/N0 at the middle portion thereof, and a connection ratio N2/N0 at the end portion thereof are about 90% or more, respectively, and a difference between N1/N0 and N2/N0 is about 10% or less.Type: GrantFiled: July 5, 2023Date of Patent: June 11, 2024Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Keita Kitahara, Yuta Saito, Noriyuki Ookawa, Riyousuke Akazawa, Takefumi Takahashi, Masahiro Wakashima, Yuta Kurosu, Akito Mori
-
Publication number: 20240105391Abstract: A multilayer ceramic capacitor includes a multilayer body including dielectric layers and internal electrode layers alternately laminated therein, base electrode layers respectively provided on both end surfaces of the multilayer body in a length direction intersecting a lamination direction, and each connected to the internal electrode layers and each including glass and copper, and plated layers respectively provided on an outer side of the base electrode layers. A protective layer including sulfur is provided between the glass included in the base electrode layers and the plated layers.Type: ApplicationFiled: November 30, 2023Publication date: March 28, 2024Inventors: Keita KITAHARA, Yuta SAITO, Noriyuki OOKAWA, Riyousuke AKAZAWA, Takefumi TAKAHASHI, Masahiro WAKASHIMA, Yuta KUROSU, Akito MORI
-
Publication number: 20240087814Abstract: A multilayer ceramic capacitor includes a second alloy portion including one metal element provided in a greatest amount among metal elements of an internal electrode layer, and one or more metal elements among a metal group including Sn, In, Ga, Zn, Bi, Pb, Cu, Ag, Pd, Pt, Ph, Ir, Ru, Os, Fe, V, and Y is provided between a second dielectric ceramic layer and a first internal electrode layer, and between a second dielectric ceramic layer and a second internal electrode layer, respectively.Type: ApplicationFiled: November 27, 2023Publication date: March 14, 2024Inventors: Yuta KUROSU, Yuta SAITO, Masahiro WAKASHIMA, Daiki FUKUNAGA, Yu TSUTSUI
-
Publication number: 20240029958Abstract: A multilayer ceramic capacitor includes a multilayer body including an inner layer portion including dielectric layers and internal electrode layers alternately laminated therein, two outer layer portions respectively provided on both sides of the inner layer portion in a lamination direction, and two side gap portions respectively provided on both side surfaces of the inner layer portion and the outer layer portions, in a width direction intersecting the lamination direction, and external electrodes respectively provided on both end surfaces of the multilayer body in a length direction intersecting the lamination direction and the width direction, and each connected to the internal electrode layers, wherein nickel and magnesium are segregated between the side gap portions and the outer layer portions.Type: ApplicationFiled: October 2, 2023Publication date: January 25, 2024Inventors: Keita KITAHARA, Yuta SAITO, Noriyuki OOKAWA, Riyousuke AKAZAWA, Takefumi TAKAHASHI, Masahiro WAKASHIMA, Yuta KUROSU, Akito MORI
-
Patent number: 11869724Abstract: A multilayer ceramic capacitor includes a second alloy portion including one metal element provided in a greatest amount among metal elements of an internal electrode layer, and one or more metal elements among a metal group including Sn, In, Ga, Zn, Bi, Pb, Cu, Ag, Pd, Pt, Ph, Ir, Ru, Os, Fe, V, and Y is provided between a second dielectric ceramic layer and a first internal electrode layer, and between a second dielectric ceramic layer and a second internal electrode layer, respectively.Type: GrantFiled: January 30, 2023Date of Patent: January 9, 2024Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Yuta Kurosu, Yuta Saito, Masahiro Wakashima, Daiki Fukunaga, Yu Tsutsui
-
Patent number: 11862402Abstract: A multilayer ceramic capacitor includes a multilayer body including dielectric layers and internal electrode layers alternately laminated therein, base electrode layers respectively provided on both end surfaces of the multilayer body in a length direction intersecting a lamination direction, and each connected to the internal electrode layers and each including glass and copper, and plated layers respectively provided on an outer side of the base electrode layers. A protective layer including sulfur is provided between the glass included in the base electrode layers and the plated layers.Type: GrantFiled: September 28, 2021Date of Patent: January 2, 2024Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Keita Kitahara, Yuta Saito, Noriyuki Ookawa, Riyousuke Akazawa, Takefumi Takahashi, Masahiro Wakashima, Yuta Kurosu, Akito Mori
-
Publication number: 20230360856Abstract: A multilayer ceramic capacitor includes a multilayer body including dielectric layers and internal electrode layers alternately laminated therein, and external electrode layers respectively provided on both end surfaces of the multilayer body in a length direction intersecting a lamination direction, and each connected to the internal electrode layers, the external electrode layers each further including a base electrode layer including a first region, a second region, and a third region divided therein, in order from the multilayer body. The first region includes a metal included in the internal electrode layers in a higher amount than the second region and the third region, the second region includes glass in a higher amount than the first region and the third region, and the third region includes copper in a higher amount than the first region and the second region.Type: ApplicationFiled: July 5, 2023Publication date: November 9, 2023Inventors: Keita KITAHARA, Yuta SAITO, Noriyuki OOKAWA, Riyousuke AKAZAWA, Takefumi TAKAHASHI, Masahiro WAKASHIMA, Yuta KUROSU, Akito MORI
-
Patent number: 11810725Abstract: A multilayer ceramic capacitor includes a multilayer body including an inner layer portion including dielectric layers and internal electrode layers alternately laminated therein, two outer layer portions respectively provided on both sides of the inner layer portion in a lamination direction, and two side gap portions respectively provided on both side surfaces of the inner layer portion and the outer layer portions, in a width direction intersecting the lamination direction, and external electrodes respectively provided on both end surfaces of the multilayer body in a length direction intersecting the lamination direction and the width direction, and each connected to the internal electrode layers, wherein nickel and magnesium are segregated between the side gap portions and the outer layer portions.Type: GrantFiled: September 28, 2021Date of Patent: November 7, 2023Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Keita Kitahara, Yuta Saito, Noriyuki Ookawa, Riyousuke Akazawa, Takefumi Takahashi, Masahiro Wakashima, Yuta Kurosu, Akito Mori
-
Publication number: 20230352243Abstract: In a multilayer ceramic capacitor, a positional deviation in a lamination direction between end portions in a width direction intersecting the lamination direction and a length direction, of two of internal electrode layers adjacent to each other in the lamination direction, is about 5 ?m or less. A connection ratio N1/N0 at the middle portion thereof, and a connection ratio N2/N0 at the end portion thereof are about 90% or more, respectively, and a difference between N1/N0 and N2/N0 is about 10% or less.Type: ApplicationFiled: July 5, 2023Publication date: November 2, 2023Inventors: Keita KITAHARA, Yuta SAITO, Noriyuki OOKAWA, Riyousuke AKAZAWA, Takefumi TAKAHASHI, Masahiro WAKASHIMA, Yuta KUROSU, Akito MORI
-
Patent number: 11735369Abstract: A multilayer ceramic capacitor includes a multilayer body including dielectric layers and internal electrode layers alternately laminated therein, and external electrode layers respectively provided on both end surfaces of the multilayer body in a length direction intersecting a lamination direction, and each connected to the internal electrode layers, the external electrode layers each further including a base electrode layer including a first region, a second region, and a third region divided therein, in order from the multilayer body. The first region includes a metal included in the internal electrode layers in a higher amount than the second region and the third region, the second region includes glass in a higher amount than the first region and the third region, and the third region includes copper in a higher amount than the first region and the second region.Type: GrantFiled: September 28, 2021Date of Patent: August 22, 2023Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Keita Kitahara, Yuta Saito, Noriyuki Ookawa, Riyousuke Akazawa, Takefumi Takahashi, Masahiro Wakashima, Yuta Kurosu, Akito Mori
-
Patent number: 11735368Abstract: In a multilayer ceramic capacitor, a positional deviation in a lamination direction between end portions in a width direction intersecting the lamination direction and a length direction, of two of internal electrode layers adjacent to each other in the lamination direction, is about 5 ?m or less. A connection ratio N1/N0 at the middle portion thereof, and a connection ratio N2/N0 at the end portion thereof are about 90% or more, respectively, and a difference between N1/N0 and N2/N0 is about 10% or less.Type: GrantFiled: September 28, 2021Date of Patent: August 22, 2023Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Keita Kitahara, Yuta Saito, Noriyuki Ookawa, Riyousuke Akazawa, Takefumi Takahashi, Masahiro Wakashima, Yuta Kurosu, Akito Mori
-
Patent number: 11721490Abstract: A method of manufacturing a multilayer ceramic capacitor includes printing an internal electrode pattern on a dielectric layer, forming a dielectric pattern in a region other than a region in which the internal electrode pattern is printed, laminating dielectric layers to form a multilayer body, exposing the internal electrode pattern and the dielectric pattern from a side surface of the multilayer body, removing at least a portion of the exposed dielectric pattern, and forming a dielectric gap layer on the side surface.Type: GrantFiled: October 7, 2021Date of Patent: August 8, 2023Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Yu Tsutsui, Yuta Kurosu, Daiki Fukunaga, Yuta Saito, Masahiro Wakashima
-
Publication number: 20230178305Abstract: A multilayer ceramic capacitor includes a second alloy portion including one metal element provided in a greatest amount among metal elements of an internal electrode layer, and one or more metal elements among a metal group including Sn, In, Ga, Zn, Bi, Pb, Cu, Ag, Pd, Pt, Ph, Ir, Ru, Os, Fe, V, and Y is provided between a second dielectric ceramic layer and a first internal electrode layer, and between a second dielectric ceramic layer and a second internal electrode layer, respectively.Type: ApplicationFiled: January 30, 2023Publication date: June 8, 2023Inventors: Yuta KUROSU, Yuta SAITO, Masahiro WAKASHIMA, Daiki FUKUNAGA, Yu TSUTSUI