Patents by Inventor Yutaka Fukui
Yutaka Fukui has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11959194Abstract: A method for producing shortened anionically modified cellulose fibers having an average fiber length of 1 ?m or more and 500 ?m or less, the method including cleaving sugar chains of anionically modified cellulose fibers by thermal decomposition under temperature conditions of 50° C. or higher and 230° C. or lower, wherein the average fiber length of the anionically modified cellulose fibers is 700 ?m or more and 10000 ?m or less. By the use of shortened anionically modified cellulose fibers or the like obtained by the method for production of the present invention, a dispersion containing fine cellulose fibers having a low viscosity and excellent handling property can be prepared while at a high concentration, so that the dispersion can be suitably used in various industrial applications such as daily sundries, household electric appliance parts, packaging materials for household electric appliances, automobile parts, and materials for three-dimensional modeling.Type: GrantFiled: June 6, 2019Date of Patent: April 16, 2024Assignee: KAO CORPORATIONInventors: Shunsuke Fukui, Yutaka Yoshida, Kyohei Yamato, Junnosuke Saito, Takuya Morioka, Tadanori Yoshimura, Takuma Tsuboi
-
Patent number: 11894428Abstract: The present invention relates to a silicon carbide semiconductor device that includes a Schottky barrier diode in a field-effect transistor and includes a first trench provided through first and second semiconductor regions in a thickness direction and reaches inside a semiconductor layer, a second trench provided through the second semiconductor region in the thickness direction and reaches inside the semiconductor layer, a gate electrode embedded in the first trench via a gate insulating film, a Schottky barrier diode electrode embedded in the second trench, a first low-resistance layer having contact with a trench side wall of the first trench, and a second low-resistance layer having contact with a trench side wall of the second trench. The second low-resistance layer has an impurity concentration that is higher than the impurity concentration in the semiconductor layer and lower than the impurity concentration in the first low-resistance layer.Type: GrantFiled: March 18, 2019Date of Patent: February 6, 2024Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Hideyuki Hatta, Rina Tanaka, Katsutoshi Sugawara, Yutaka Fukui
-
Publication number: 20230411448Abstract: A semiconductor device includes a plurality of trenches penetrating through a source region and a base region, and a mesa region as a region between two of the plurality of trenches. A gate electrode that faces the base region with a gate insulating film interposed between the gate electrode and the base region is formed in each trench. An electric field relieving layer is provided immediately below each trench. A super junction structure in which a first pillar layer and a second pillar layer are alternately arranged is formed between the base region and the drift layer. A width of the first pillar layer is equal to or less than a width of the electric field relieving layer.Type: ApplicationFiled: April 11, 2023Publication date: December 21, 2023Applicant: Mitsubishi Electric CorporationInventors: Katsutoshi SUGAWARA, Yutaka FUKUI, Kohei ADACHI, Kazuya ISHIBASHI
-
Patent number: 11848358Abstract: A drift layer is made of silicon carbide and has a first conductivity type. At least one trench has a first side surface facing a Schottky barrier diode region, and a second side surface extending in a transistor region and contacting a source region, a body region, and the drift layer. A first protective region is provided under the at least one trench, has a second conductivity type, and is higher in impurity concentration of the second conductivity type than the body region. A second protective region extends from the first protective region, reaches at least one of the first side surface and an end region of the second side surface continuous with the first side surface, has an uppermost portion shallower than a lowermost portion of the body region, and is higher in impurity concentration of the second conductivity type than the body region.Type: GrantFiled: December 10, 2018Date of Patent: December 19, 2023Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Rina Tanaka, Katsutoshi Sugawara, Yutaka Fukui, Hideyuki Hatta, Yusuke Miyata
-
Publication number: 20230290874Abstract: A method of manufacturing a silicon carbide semiconductor device includes a step of forming gate trench, a step of forming Schottky trench, a step of forming a silicon oxide film in the gate trench and the Schottky trench, a step of forming a polycrystalline silicon film inside the silicon oxide film, a step of etching back the polycrystalline silicon film, a step of forming an interlayer insulating film on a gate electrode in the gate trench, a step of removing, by wet etching, the polycrystalline silicon film in the Schottky trench after opening a hole in the interlayer insulating film, a step of forming an ohmic electrode on a source region, a step of removing the silicon oxide film in the Schottky trench, and a step of forming a source electrode in the Schottky trench, which is in Schottky junction with a drift layer.Type: ApplicationFiled: September 30, 2020Publication date: September 14, 2023Applicant: Mitsubishi Electric CorporationInventors: Motoru YOSHIDA, Rina TANAKA, Yutaka FUKUI, Hideyuki HATTA
-
Publication number: 20230215942Abstract: A semiconductor device according to the present disclosure includes: a gate electrode provided in a gate trench and provided so as to oppose a source region via a gate insulating film; a first bottom protection region of a second conductivity type provided below the gate insulating film; a plurality of first connection regions of the second conductivity type provided at a first interval in an extension direction of the gate trench and electrically connecting the first bottom protection region and a body region; a Schottky electrode provided in a Schottky trench; a second bottom protection region of the second conductivity type provided below the Schottky electrode; and a plurality of second connection regions of the second conductivity type provided at a second interval smaller than the first interval in an extension direction of the Schottky trench and electrically connecting the second bottom protection region and the body region.Type: ApplicationFiled: August 25, 2020Publication date: July 6, 2023Applicant: Mitsubishi Electric CorporationInventors: Rina TANAKA, Hideyuki HATTA, Motoru YOSHIDA, Yutaka FUKUI, Shiro HINO
-
Patent number: 11658238Abstract: A semiconductor device includes a trench-type switching element formed in an active region and a trench-type current sense element formed in a current sense region. Below a trench in which a gate electrode of the switching element is embedded, a trench in which a gate electrode of the current sense element is embedded, and a trench formed at the boundary portion between the active region and the current sense region, protective layers are formed, respectively. The protective layer at the boundary portion between the active region and the current sense region has a divided portion that is divided in a direction from the active region to the current sense region.Type: GrantFiled: June 25, 2020Date of Patent: May 23, 2023Assignee: Mitsubishi Electric CorporationInventors: Katsutoshi Sugawara, Yasuhiro Kagawa, Yutaka Fukui
-
Patent number: 11637184Abstract: A drift layer is formed of silicon carbide and has a first conductivity type. A trench bottom protective layer is provided on a bottom portion of a gate trench and has a second conductivity type. A depletion suppressing layer is provided between a side surface of the gate trench and the drift layer, extends from a lower portion of a body region up to a position deeper than the bottom portion of the gate trench, has the first conductivity type, and has an impurity concentration of the first conductivity type higher than that of the drift layer. The impurity concentration of the first conductivity type of the depletion suppressing layer is reduced as the distance from the side surface of the gate trench becomes larger.Type: GrantFiled: January 11, 2018Date of Patent: April 25, 2023Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Kohei Adachi, Katsutoshi Sugawara, Yutaka Fukui, Hideyuki Hatta, Rina Tanaka
-
Publication number: 20220406897Abstract: A silicon carbide semiconductor device includes: a body region of a second conductivity type provided on a drift layer of a first conductivity type; a source region of a first conductivity type provided on the body region; a source electrode connected to the source region; a gate insulating film provided on an inner surface of a trench; a gate electrode provided inside the trench with interposition of the gate insulating film; a protective layer of a second conductivity type provided below the gate insulating film; a connection layer of a second conductivity type being in contact with the protective layer and the body region; and an electric field relaxation layer of a second conductivity type being in contact with a bottom surface of the connection layer, provided below the connection layer, and having a lower impurity concentration of a second conductivity type than the connection layer.Type: ApplicationFiled: November 28, 2019Publication date: December 22, 2022Applicant: Mitsubishi Electric CorporationInventors: Rina TANAKA, Yutaka FUKUI, Hideyuki HATTA, Kohei ADACHI
-
Publication number: 20220293783Abstract: An object of the present disclosure is to suppress decrease in withstand voltage and increase in ON voltage and to increase body diode current. An SiC-MOSFET includes: a source region formed on a surface layer of a base region; a gate electrode facing a channel region which is a region of the base region sandwiched between a drift layer and the source region via a gate insulating film; a source electrode having electrically contact with the source region; and a plurality of first embedded regions of a second conductivity type formed adjacent to a lower surface of the base region. The plurality of first embedded regions are formed immediately below at least both end portions of the base region, and three or more first embedded regions are formed to be separated from each other.Type: ApplicationFiled: November 23, 2021Publication date: September 15, 2022Applicant: Mitsubishi Electric CorporationInventors: Katsutoshi SUGAWARA, Yasuhiro KAGAWA, Yutaka FUKUI
-
Patent number: 11444193Abstract: A drift layer and a source region have a first conductivity type. A base region has a second conductivity type. A first trench penetrates the source region and the base region. A gate electrode is provided in the first trench through a gate insulation film. A first relaxation region is disposed below the first trench, and has the second conductivity type. A source pad electrode is electrically connected to the first relaxation region. A gate pad electrode is disposed in a non-element region. An impurity region is disposed in the non-element region, is provided on the drift layer, and has the first conductivity type. A second trench penetrates the impurity region. A second relaxation region is disposed below the second trench, and has the second conductivity type.Type: GrantFiled: February 19, 2018Date of Patent: September 13, 2022Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Takaaki Tominaga, Yutaka Fukui
-
Patent number: 11355629Abstract: A silicon carbide semiconductor device includes a diffusion protective layer provided below a gate insulating film, a gate line provided on an insulation film on the bottom face of a terminal trench and electrically connected to a gate electrode, the terminal trench being located more toward the outer side than the gate trench, a gate pad joined to the gate line in the terminal trench, a terminal protective layer provided below the insulation film on the bottom face of the terminal trench, and a source electrode electrically connected to a source region, the diffusion protective layer, and the terminal protective layer. The diffusion protective layer has first extensions that extend toward the terminal protective layer and that are separated from the terminal protective layer. This configuration inhibits an excessive electric field from being applied to the gate insulating film provided on the bottom face of the gate trench.Type: GrantFiled: March 7, 2017Date of Patent: June 7, 2022Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Katsutoshi Sugawara, Yutaka Fukui, Kohei Adachi, Hideyuki Hatta
-
Publication number: 20220149167Abstract: The present invention relates to a semiconductor device having trench gates. The semiconductor device includes the following: a first semiconductor layer; a first semiconductor region selectively disposed in the upper layer of the first semiconductor layer; a second semiconductor region in contact with the first semiconductor region; a third semiconductor region on the bottom surfaces of the first and second semiconductor regions; gate trenches provided to penetrate the first and third semiconductor regions in the thickness direction of the first and third semiconductor regions to reach the inside of the first semiconductor layer; a field-reducing region on the bottom of each gate trench; and connection layers arranged in the first semiconductor layer at intervals so as to be each in contact with at least one of sidewalls of the gate trenches, the connection layers each electrically connecting the field-reducing region to the third semiconductor region.Type: ApplicationFiled: January 21, 2022Publication date: May 12, 2022Applicant: Mitsubishi Electric CorporationInventors: Yutaka FUKUI, Katsutoshi SUGAWARA, Hideyuki HATTA, Hidenori KOKETSU, Rina TANAKA, Yusuke MIYATA
-
Publication number: 20220102503Abstract: The present invention relates to a silicon carbide semiconductor device that includes a Schottky barrier diode in a field-effect transistor and includes a first trench provided through first and second semiconductor regions in a thickness direction and reaches inside a semiconductor layer, a second trench provided through the second semiconductor region in the thickness direction and reaches inside the semiconductor layer, a gate electrode embedded in the first trench via a gate insulating film, a Schottky barrier diode electrode embedded in the second trench, a first low-resistance layer having contact with a trench side wall of the first trench, and a second low-resistance layer having contact with a trench side wall of the second trench. The second low-resistance layer has an impurity concentration that is higher than the impurity concentration in the semiconductor layer and lower than the impurity concentration in the first low-resistance layer.Type: ApplicationFiled: March 18, 2019Publication date: March 31, 2022Applicant: Mitsubishi Electric CorporationInventors: Hideyuki HATTA, Rina TANAKA, Katsutoshi SUGAWARA, Yutaka FUKUI
-
Patent number: 11271084Abstract: The present invention relates to a semiconductor device having trench gates. The semiconductor device includes the following: a first semiconductor layer; a first semiconductor region selectively disposed in the upper layer of the first semiconductor layer; a second semiconductor region in contact with the first semiconductor region; a third semiconductor region on the bottom surfaces of the first and second semiconductor regions; gate trenches provided to penetrate the first and third semiconductor regions in the thickness direction of the first and third semiconductor regions to reach the inside of the first semiconductor layer; a field-reducing region on the bottom of each gate trench; and connection layers arranged in the first semiconductor layer at intervals so as to be each in contact with at least one of sidewalls of the gate trenches, the connection layers each electrically connecting the field-reducing region to the third semiconductor region.Type: GrantFiled: May 30, 2018Date of Patent: March 8, 2022Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Yutaka Fukui, Katsutoshi Sugawara, Hideyuki Hatta, Hidenori Koketsu, Rina Tanaka, Yusuke Miyata
-
Patent number: 11251299Abstract: A drift layer made of silicon carbide has a first conductivity type. A body region on the drift layer has a second conductivity type. A source region on the body region has the first conductivity type. A gate insulating film is on each inner wall of at least one trench. A protective layer has at least a portion below the trench, is in contact with the drift layer, and has the second conductivity type. A first low-resistance layer is in contact with the trench and the protective layer, straddles a border between the trench and the protective layer in the depth direction, has the first conductivity type, and has a higher impurity concentration than the drift layer. A second low-resistance layer is in contact with the first low-resistance layer, is away from the trench, has the first conductivity type, and has a higher impurity concentration than the first low-resistance layer.Type: GrantFiled: March 28, 2018Date of Patent: February 15, 2022Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Rina Tanaka, Katsutoshi Sugawara, Yutaka Fukui, Hideyuki Hatta, Yusuke Miyata
-
Publication number: 20220037474Abstract: A drift layer is made of silicon carbide and has a first conductivity type. At least one trench has a first side surface facing a Schottky barrier diode region, and a second side surface extending in a transistor region and contacting a source region, a body region, and the drift layer. A first protective region is provided under the at least one trench, has a second conductivity type, and is higher in impurity concentration of the second conductivity type than the body region. A second protective region extends from the first protective region, reaches at least one of the first side surface and an end region of the second side surface continuous with the first side surface, has an uppermost portion shallower than a lowermost portion of the body region, and is higher in impurity concentration of the second conductivity type than the body region.Type: ApplicationFiled: December 10, 2018Publication date: February 3, 2022Applicant: Mitsubishi Electric CorporationInventors: Rina TANAKA, Katsutoshi SUGAWARA, Yutaka FUKUI, Hideyuki HATTA, Yusuke MIYATA
-
Publication number: 20220005947Abstract: An object is to provide a technique capable of reducing a parasitic capacitance in a semiconductor device with high accuracy. A semiconductor device includes: a base region; a source region; a second trench passing through the base region to reach the drift layer; a second protective layer disposed in a bottom portion of the second trench; a source electrode, at least part of which is disposed in the second trench, to be electrically connected to a first protective layer, the base region, and the source region; and a source side connection layer of a second conductivity type constituting at least part of a lateral portion of the second trench and connected to the base region and the second protective layer.Type: ApplicationFiled: December 23, 2019Publication date: January 6, 2022Applicant: Mitsubishi Electric CorporationInventors: Katsutoshi SUGAWARA, Yutaka FUKUI, Rina TANAKA, Hideyuki HATTA
-
Patent number: 11158704Abstract: A semiconductor device including: a trench gate; a trench-bottom protecting layer of a second conductivity type provided in a semiconductor layer of a first conductivity type while contacting a bottom of trenches; and a depletion suppressing layer of the first conductivity type provided between adjacent trench-bottom protecting layers, wherein the depletion suppressing layer includes an intermediate point that is horizontally equidistant to the adjacent trench-bottom protecting layers and is formed of a size to contact neither the trenches nor the trench-bottom protecting layers, and an impurity concentration of the depletion suppressing layer is set higher than an impurity concentration of the semiconductor layer.Type: GrantFiled: January 18, 2017Date of Patent: October 26, 2021Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Kohei Adachi, Katsutoshi Sugawara, Yutaka Fukui, Rina Tanaka, Kazuya Konishi
-
Publication number: 20210288156Abstract: The present invention relates to a semiconductor device having trench gates. The semiconductor device includes the following: a first semiconductor layer; a first semiconductor region selectively disposed in the upper layer of the first semiconductor layer; a second semiconductor region in contact with the first semiconductor region; a third semiconductor region on the bottom surfaces of the first and second semiconductor regions; gate trenches provided to penetrate the first and third semiconductor regions in the thickness direction of the first and third semiconductor regions to reach the inside of the first semiconductor layer; a field-reducing region on the bottom of each gate trench; and connection layers arranged in the first semiconductor layer at intervals so as to be each in contact with at least one of sidewalls of the gate trenches, the connection layers each electrically connecting the field-reducing region to the third semiconductor region.Type: ApplicationFiled: May 30, 2018Publication date: September 16, 2021Applicant: Mitsubishi Electric CorporationInventors: Yutaka FUKUI, Katsutoshi SUGAWARA, Hideyuki HATTA, Hidenori KOKETSU, Rina TANAKA, Yusuke MIYATA