Patents by Inventor Yuxin Li
Yuxin Li has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20180195039Abstract: Disclosed is a use of ethyl p-methoxycinnamate and derivatives thereof in preparing drugs, culture media, regulating agents or cosmetic and skin caring products for maintaining self-renewal and pluripotency of stem cells. The stem cells comprise adult stem cells, embryonic stem cells and induced pluripotent stem (iPS) cells. Also disclosed is a use of ethyl p-methoxycinnamate and the derivatives thereof in in-vitro amplification of stem cells and preparation of induced pluripotent stem (iPS) cells and a use of ethyl p-methoxycinnamate and the derivatives thereof in preparing drugs for treating cell deletion or injury diseases.Type: ApplicationFiled: May 5, 2015Publication date: July 12, 2018Applicant: NORTHEAST NORMAL UNIVERSITYInventors: Yongli BAO, Yuxin LI, Hongshuang QIN
-
Publication number: 20170087262Abstract: In various embodiments, an illumination device features an ultraviolet (UV) light-emitting device at least partially surrounded by an encapsulant. A barrier layer is disposed between the light-emitting device and the encapsulant and is configured to substantially prevent UV light emitted by the light-emitting device from entering the encapsulant.Type: ApplicationFiled: December 8, 2016Publication date: March 30, 2017Inventors: Masato Toita, Jianfeng Chen, Yuxin Li, Yuting Wang, Hironori Ishii, Ken Kitamura
-
Patent number: 9548431Abstract: In various embodiments, an illumination device features an ultraviolet (UV) light-emitting device at least partially surrounded by an encapsulant and having a rigid lens. Downward forces is applied while the encapsulant is at least partially cured to substantially prevent partial or full detachment of the rigid lens from the light-emitting device, and/or substantially suppress formation of bubbles between the light-emitting device and the rigid lens.Type: GrantFiled: February 16, 2016Date of Patent: January 17, 2017Assignee: CRYSTAL IS, INC.Inventors: Masato Toita, Jianfeng Chen, Yuxin Li, Yuting Wang, Hironori Ishii, Ken Kitamura
-
Publication number: 20160172553Abstract: In various embodiments, an illumination device features an ultraviolet (UV) light-emitting device at least partially surrounded by an encapsulant. A barrier layer is disposed between the light-emitting device and the encapsulant and is configured to substantially prevent UV light emitted by the light-emitting device from entering the encapsulant.Type: ApplicationFiled: February 16, 2016Publication date: June 16, 2016Inventors: Masato Toita, Jianfeng Chen, Yuxin Li, Yuting Wang, Hironori Ishii, Ken Kitamura
-
Patent number: 9293670Abstract: In various embodiments, an illumination device features an ultraviolet (UV) light-emitting device at least partially surrounded by an encapsulant. A barrier layer is disposed between the light-emitting device and the encapsulant and is configured to substantially prevent UV light emitted by the light-emitting device from entering the encapsulant.Type: GrantFiled: April 6, 2015Date of Patent: March 22, 2016Assignee: Crystal IS, Inc.Inventors: Masato Toita, Jianfeng Chen, Yuxin Li, Yuting Wang, Hironori Ishii, Ken Kitamura
-
Publication number: 20150287894Abstract: In various embodiments, an illumination device features an ultraviolet (UV) light-emitting device at least partially surrounded by an encapsulant. A barrier layer is disposed between the light-emitting device and the encapsulant and is configured to substantially prevent UV light emitted by the light-emitting device from entering the encapsulant.Type: ApplicationFiled: April 6, 2015Publication date: October 8, 2015Inventors: Masato Toita, Jianfeng Chen, Yuxin Li, Yuting Wang, Hironori Ishii, Ken Kitamura
-
Patent number: 9064958Abstract: The present invention provides a multiple gate transistor architecture that provides an accessible inner source-drain (SD) node. The transistor architecture includes a source structure having multiple source fingers, which extend from a source bus, and a drain structure having multiple drain fingers, which extend from a drain bus. The fingers of the respective source and drain structures are interleaved wherein a meandering path is formed between the source and drain structures. Two or more gate structures run substantially parallel to one another along the meandering path between the source and drain structures. An SD structure is provided between each adjacent pair of gate structures and runs along the meandering path to form the SD node. An SD extension is coupled to the SD structure and accessible by other circuitry to allow a signal to be applied to the SD structure during operation.Type: GrantFiled: June 8, 2011Date of Patent: June 23, 2015Assignee: RF Micro Devices, Inc.Inventors: Christian Rye Iversen, Jason Yuxin Li
-
Patent number: 8345459Abstract: A method includes generating, from a representation of a first integrated circuit, a representation of a second integrated circuit. The representation of the first integrated circuit includes a plurality of representations of operative memory channel interfaces including a representation of a first operative memory channel physical interface. The representation of the second integrated circuit includes a representation of a pseudo-memory channel physical interface and at least a representation of a second operative memory channel physical interface. The generating includes replacing an instantiation of a first circuit of the representation of the first operative memory channel physical interface with an instantiation of a second circuit. The instantiation of the second circuit is a representation of a circuit that is logically equivalent to a first circuit represented by the instantiation of the first circuit.Type: GrantFiled: February 10, 2011Date of Patent: January 1, 2013Assignee: ATI Technologies ULCInventors: Yuxin Li, Martin J. Kulas
-
Publication number: 20120210096Abstract: A method includes generating, from a representation of a first integrated circuit, a representation of a second integrated circuit. The representation of the first integrated circuit includes a plurality of representations of operative memory channel interfaces including a representation of a first operative memory channel physical interface. The representation of the second integrated circuit includes a representation of a pseudo-memory channel physical interface and at least a representation of a second operative memory channel physical interface. The generating includes replacing an instantiation of a first circuit of the representation of the first operative memory channel physical interface with an instantiation of a second circuit. The instantiation of the second circuit is a representation of a circuit that is logically equivalent to a first circuit represented by the instantiation of the first circuit.Type: ApplicationFiled: February 10, 2011Publication date: August 16, 2012Inventors: Yuxin Li, Martin J. Kulas
-
Patent number: 8054655Abstract: An inventive isolated converter which exempts the auxiliary isolation devices with accurate voltage regulation is disclosed. The converter includes the primary side circuit with a primary controller controlling the on and off of the primary switch and a secondary side circuit with a secondary controller controlling the on and off of the secondary synchronous rectifier. The isolated converter uses the secondary controller to turn on the secondary synchronous rectifier after the secondary current decreases to zero to generate a negative tail current and turns off the secondary synchronous rectifier at a reference tail current peak value to generate a reflected negative current at the primary side circuit for turning on the primary switch.Type: GrantFiled: November 3, 2008Date of Patent: November 8, 2011Assignee: Monolithie Power Systems, Inc.Inventors: James C. Moyer, Kaiwei Yao, Yuxin Li, Junming Zhang, Huanyu Lu
-
Patent number: 7982243Abstract: The present invention provides a multiple gate transistor architecture that provides an accessible inner source-drain (SD) node. The transistor architecture includes a source structure having multiple source fingers, which extend from a source bus, and a drain structure having multiple drain fingers, which extend from a drain bus. The fingers of the respective source and drain structures are interleaved wherein a meandering path is formed between the source and drain structures. Two or more gate structures run substantially parallel to one another along the meandering path between the source and drain structures. An SD structure is provided between each adjacent pair of gate structures and runs along the meandering path to form the SD node. An SD extension is coupled to the SD structure and accessible by other circuitry to allow a signal to be applied to the SD structure during operation.Type: GrantFiled: May 4, 2007Date of Patent: July 19, 2011Assignee: RF Micro Devices, Inc.Inventors: Christian Rye Iversen, Jason Yuxin Li
-
Patent number: 7881030Abstract: The present invention relates to an electrostatic discharge (ESD) clamp circuit that is used to protect other circuitry from high voltage ESD events. The ESD clamp circuit may include a field effect transistor (FET) element as a clamping element, which is triggered by using a drain-to-gate capacitance, a drain-to-gate resistance, or both of the FET element, and a resistive element as a voltage divider to divide down an ESD voltage to provide a triggering gate voltage of the FET element. In its simplest embodiment, the ESD clamp circuit includes only an FET element and a resistive element. Therefore, the single FET element ESD clamp circuit may be small compared to other ESD protection circuits. The simplicity of the ESD clamp circuit may minimize parasitic capacitances, thereby maximizing linearity of the ESD clamp circuit over a wide frequency range.Type: GrantFiled: July 7, 2008Date of Patent: February 1, 2011Assignee: RF Micro Devices, Inc.Inventors: Jason Yuxin Li, Walter A. Wohlmuth, Swaminathan Muthukrishnan, Christian Rye Iversen, Nathaniel Peachey
-
Patent number: 7881029Abstract: The present invention relates to an electrostatic discharge (ESD) clamp circuit that is used to protect other circuitry from high voltage ESD events. The ESD clamp circuit may include a field effect transistor (FET) element as a clamping element, which is triggered by using a drain-to-gate capacitance and a drain-to-gate resistance of the FET element and a resistive element as a voltage divider to divide down an ESD voltage to provide a triggering gate voltage of the FET element. In its simplest embodiment, the ESD clamp circuit includes only an FET element, a resistive element, a source-coupled level shifting diode, and a reverse protection diode. Therefore, the ESD clamp circuit may be small compared to other ESD protection circuits. The simplicity of the ESD clamp circuit may minimize parasitic capacitances, thereby maximizing linearity of the ESD clamp circuit over a wide frequency range.Type: GrantFiled: July 7, 2008Date of Patent: February 1, 2011Assignee: RF Micro Devices, Inc.Inventors: Jason Yuxin Li, Walter A. Wohlmuth, Swaminathan Muthukrishnan, Christian Rye Iversen, Nathaniel Peachey
-
Publication number: 20100110732Abstract: An inventive isolated converter which exempts the auxiliary isolation devices with accurate voltage regulation is disclosed. The converter includes the primary side circuit with a primary controller controlling the on and off of the primary switch and a secondary side circuit with a secondary controller controlling the on and off of the secondary synchronous rectifier. The isolated converter uses the secondary controller to turn on the secondary synchronous rectifier after the secondary current decreases to zero to generate a negative tail current and turns off the secondary synchronous rectifier at a reference tail current peak value to generate a reflected negative current at the primary side circuit for turning on the primary switch.Type: ApplicationFiled: November 3, 2008Publication date: May 6, 2010Inventors: James C. Moyer, Kaiwei Yao, Yuxin Li, Junming Zhang, Huanyu Lu
-
Patent number: 7342463Abstract: A timing circuit operates by applying an arbitrary voltage across a resistance, and using the resulting current to generate a charging current which charges and/or discharges a capacitance to an endpoint voltage. Additional circuitry is arranged such that the capacitance is charged and/or discharged until its voltage crosses a threshold which is proportional to one of the resistance's endpoint voltages, such that the capacitance's endpoint voltage tracks the resistance's endpoint voltage. Thus, the resistor voltage can vary with supply voltage or temperature, or the resistance value itself can vary, without materially affecting the timing relationships. The arbitrary voltage is preferably provided with a pair of diode-connected transistors connected in series with the resistance, so that a single transistor operated at the same current density as one of the diode-connected transistors establishes the threshold voltage and detects when the capacitor voltage reaches the threshold.Type: GrantFiled: November 15, 2005Date of Patent: March 11, 2008Assignee: Analog Devices, Inc.Inventors: A. Paul Brokaw, Yuxin Li
-
Publication number: 20070109062Abstract: A timing circuit operates by applying an arbitrary voltage across a resistance, and using the resulting current to generate a charging current which charges and/or discharges a capacitance to an endpoint voltage. Additional circuitry is arranged such that the capacitance is charged and/or discharged until its voltage crosses a threshold which is proportional to one of the resistance's endpoint voltages, such that the capacitance's endpoint voltage tracks the resistance's endpoint voltage. Thus, the resistor voltage can vary with supply voltage or temperature, or the resistance value itself can vary, without materially affecting the timing relationships. The arbitrary voltage is preferably provided with a pair of diode-connected transistors connected in series with the resistance, so that a single transistor operated at the same current density as one of the diode-connected transistors establishes the threshold voltage and detects when the capacitor voltage reaches the threshold.Type: ApplicationFiled: November 15, 2005Publication date: May 17, 2007Inventors: A. Brokaw, Yuxin Li
-
Patent number: 6958594Abstract: A switched noise filter circuit for DC-DC converters which use the instantaneous output voltage to establish the converter's duty ratio. The converter cycles the switching element on and off for time intervals Ton and Toff, respectively. A switching control circuit includes a filter capacitance connected between the feedback node and ground, and a comparator which compares a feedback voltage Vfb with a fixed voltage Vref; at least one of Ton and Toff is a “modulated” interval which is terminated when Vfb crosses Vref due to the discharge of the filter capacitance. A switched noise filter circuit applies an offset voltage to Vfb during at least one of Ton, and Toff, with the offset voltage disconnected from Vfb by the beginning of the modulated interval or shortly thereafter. When the offset voltage is properly applied, the effect of extraneous electromagnetic noise coupled into Vfb is reduced.Type: GrantFiled: January 21, 2004Date of Patent: October 25, 2005Assignee: Analog Devices, Inc.Inventors: Richard Redl, Yuxin Li, Gabor Reizik
-
Publication number: 20050156582Abstract: A switched noise filter circuit for DC-DC converters which use the instantaneous output voltage to establish the converter's duty ratio. The converter cycles the switching element on and off for time intervals Ton and Toff, respectively. A switching control circuit includes a filter capacitance connected between the feedback node and ground, and a comparator which compares a feedback voltage Vfb with a fixed voltage Vref; at least one of Ton and Toff is a “modulated” interval which is terminated when Vfb crosses Vref due to the discharge of the filter capacitance. A switched noise filter circuit applies an offset voltage to Vfb during at least one of Ton and Toff, with the offset voltage disconnected from Vfb by the beginning of the modulated interval or shortly thereafter. When the offset voltage is properly applied, the effect of extraneous electromagnetic noise coupled into Vfb is reduced.Type: ApplicationFiled: January 21, 2004Publication date: July 21, 2005Inventors: Richard Redl, Yuxin Li, Gabor Reizik
-
Patent number: 6426666Abstract: A gate-controlled switch includes a gate turn-off thyristor in series with a diode. By using the diode in series with the GTO, the switch significantly increases the turn-off voltage that can be used for the current commutation. The unity turn-off gain and the snubberless turn-off capability are demonstrated.Type: GrantFiled: November 9, 2000Date of Patent: July 30, 2002Assignee: Virginia Tech Intellectual Properties, Inc.Inventors: Yuxin Li, Alex Q. Huang, Kevin Motto