Patents by Inventor Yuzuru SHIBAZAKI
Yuzuru SHIBAZAKI has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11869597Abstract: A semiconductor storage device in an embodiment includes a plurality of planes each including a memory cell array, a voltage generation circuit configured to apply a first intermediate voltage to an adjacent word line adjacent to a selected word line in a former half of a program period and apply a second intermediate voltage higher than the first intermediate voltage to the adjacent word line in a latter half of the program period, a discharge circuit configured to feed a discharge current from the selected word line in a period corresponding to a period in which the second intermediate voltage is applied to the adjacent word line, and a control circuit configured to set a discharge characteristic of the discharge circuit according to a number of the planes.Type: GrantFiled: September 1, 2021Date of Patent: January 9, 2024Assignee: Kioxia CorporationInventors: Takeshi Nakano, Yuzuru Shibazaki, Hideyuki Kataoka, Junichi Sato, Hiroki Date
-
Publication number: 20230317177Abstract: A memory device includes a memory cell array, a voltage generation circuit generating one or more voltages supplied to the memory cell array, an input/output circuit receiving an address indicating a region in the memory cell array, and a control circuit controlling operations of the memory cell array. The control circuit supplies a non-selection voltage of the voltages before a ready/busy signal changes from a ready state to a busy state.Type: ApplicationFiled: June 5, 2023Publication date: October 5, 2023Applicant: Kioxia CorporationInventors: Akio SUGAHARA, Takaya HANDA, Ryosuke ISOMURA, Kazuto UEHARA, Junichi SATO, Norichika ASAOKA, Masashi YAMAOKA, Bushnaq SANAD, Yuzuru SHIBAZAKI, Noriyasu KUMAZAKI, Yuri TERADA
-
Patent number: 11705210Abstract: A memory device includes a memory cell array, a voltage generation circuit generating one or more voltages supplied to the memory cell array, an input/output circuit receiving an address indicating a region in the memory cell array and a control circuit controlling operations of the memory cell array. The voltage generation circuit generates the voltages before a ready/busy signal changing from a ready state to a busy state.Type: GrantFiled: January 7, 2022Date of Patent: July 18, 2023Assignee: Kioxia CorporationInventors: Akio Sugahara, Takaya Handa, Ryosuke Isomura, Kazuto Uehara, Junichi Sato, Norichika Asaoka, Masashi Yamaoka, Bushnaq Sanad, Yuzuru Shibazaki, Noriyasu Kumazaki, Yuri Terada
-
Patent number: 11694754Abstract: ABSTRACT A semiconductor memory device provides a first memory cell array including a plurality of first memory blocks, a second memory cell array comprising a plurality of second memory blocks, and a voltage supply line electrically connected to the plurality of first memory blocks and the plurality of second memory blocks. Moreover, this semiconductor memory device is configured to execute a write operation. At a first timing of this write operation, the voltage supply line is not electrically continuous with the first and second memory blocks. Moreover, a voltage of the voltage supply line at the first timing in the case of the write operation being executed on the first and second memory blocks is larger than a voltage of the voltage supply line at the first timing in the case of the write operation being executed on the first memory block.Type: GrantFiled: September 8, 2021Date of Patent: July 4, 2023Assignee: Kioxia CorporationInventor: Yuzuru Shibazaki
-
Publication number: 20220301630Abstract: A semiconductor storage device in an embodiment includes a plurality of planes each including a memory cell array, a voltage generation circuit configured to apply a first intermediate voltage to an adjacent word line adjacent to a selected word line in a former half of a program period and apply a second intermediate voltage higher than the first intermediate voltage to the adjacent word line in a latter half of the program period, a discharge circuit configured to feed a discharge current from the selected word line in a period corresponding to a period in which the second intermediate voltage is applied to the adjacent word line, and a control circuit configured to set a discharge characteristic of the discharge circuit according to a number of the planes.Type: ApplicationFiled: September 1, 2021Publication date: September 22, 2022Applicant: Kioxia CorporationInventors: Takeshi NAKANO, Yuzuru SHIBAZAKI, Hideyuki KATAOKA, Junichi SATO, Hiroki DATE
-
Publication number: 20220180945Abstract: A semiconductor memory device comprises: a first memory cell array comprising a plurality of first memory blocks; a second memory cell array comprising a plurality of second memory blocks; and a voltage supply line electrically connected to the plurality of first memory blocks and the plurality of second memory blocks. Moreover, this semiconductor memory device is capable of executing a write operation. At a first timing of this write operation, the voltage supply line is not electrically continuous with the first and second memory blocks. Moreover, a voltage of the voltage supply line at the first timing in the case of the write operation being executed on the first and second memory blocks is larger than a voltage of the voltage supply line at the first timing in the case of the write operation being executed on the first memory block.Type: ApplicationFiled: September 8, 2021Publication date: June 9, 2022Applicant: Kioxia CorporationInventor: Yuzuru SHIBAZAKI
-
Publication number: 20220130469Abstract: A memory device includes a memory cell array, a voltage generation circuit generating one or more voltages supplied to the memory cell array, an input/output circuit receiving an address indicating a region in the memory cell array and a control circuit controlling operations of the memory cell array. The voltage generation circuit generates the voltages before a ready/busy signal changing from a ready state to a busy state.Type: ApplicationFiled: January 7, 2022Publication date: April 28, 2022Applicant: TOSHIBA MEMORY CORPORATIONInventors: Akio SUGAHARA, Takaya HANDA, Ryosuke ISOMURA, Kazuto UEHARA, Junichi SATO, Norichika ASAOKA, Masashi YAMAOKA, Bushnaq SANAD, Yuzuru SHIBAZAKI, Noriyasu KUMAZAKI, Yuri TERADA
-
Patent number: 11257551Abstract: A method of controlling a memory device includes receiving an address indicating a region in a memory cell array and generating one or more voltages supplied to the memory cell array in parallel with receiving the address.Type: GrantFiled: February 5, 2021Date of Patent: February 22, 2022Assignee: TOSHIBA MEMORY CORPORATIONInventors: Akio Sugahara, Takaya Handa, Ryosuke Isomura, Kazuto Uehara, Junichi Sato, Norichika Asaoka, Masashi Yamaoka, Bushnaq Sanad, Yuzuru Shibazaki, Noriyasu Kumazaki, Yuri Terada
-
Publication number: 20210158879Abstract: A method of controlling a memory device includes receiving an address indicating a region in a memory cell array and generating one or more voltages supplied to the memory cell array in parallel with receiving the address.Type: ApplicationFiled: February 5, 2021Publication date: May 27, 2021Applicant: TOSHIBA MEMORY CORPORATIONInventors: Akio SUGAHARA, Takaya HANDA, Ryosuke ISOMURA, Kazuto UEHARA, Junichi SATO, Norichika ASAOKA, Masashi YAMAOKA, Bushnaq SANAD, Yuzuru SHIBAZAKI, Noriyasu KUMAZAKI, Yuri TERADA
-
Patent number: 10957404Abstract: According one embodiment, a memory device includes: a memory cell array; a voltage generation circuit generating one or more voltages supplied to the memory cell array; an input/output circuit receiving an address indicating a region in the memory cell array; and a control circuit controlling operations of the memory cell array. The voltage generation circuit generates the voltages during reception of the address.Type: GrantFiled: September 11, 2019Date of Patent: March 23, 2021Assignee: TOSHIBA MEMORY CORPORATIONInventors: Akio Sugahara, Takaya Handa, Ryosuke Isomura, Kazuto Uehara, Junichi Sato, Norichika Asaoka, Masashi Yamaoka, Bushnaq Sanad, Yuzuru Shibazaki, Noriyasu Kumazaki, Yuri Terada
-
Patent number: 10896735Abstract: According to one embodiment, a semiconductor memory device includes: a memory cell array including a first memory cell, a first word line, a first circuit coupled to the first word line, a first driver used for a write operation and a read operation, a second driver used for an erase operation, and a voltage generator. The first circuit includes: a second circuit capable of electrically coupling the first word line and a first interconnect; a third circuit capable of electrically coupling the first interconnect and a second interconnect; a fourth circuit capable of electrically coupling the second interconnect and the first driver in the write and read operations; and a fifth circuit capable of electrically coupling the second interconnect and the second driver in the erase operation.Type: GrantFiled: September 9, 2019Date of Patent: January 19, 2021Assignee: TOSHIBA MEMORY CORPORATIONInventors: Bushnaq Sanad, Noriyasu Kumazaki, Yuzuru Shibazaki
-
Publication number: 20200202958Abstract: According one embodiment, a memory device includes: a memory cell array; a voltage generation circuit generating one or more voltages supplied to the memory cell array; an input/output circuit receiving an address indicating a region in the memory cell array; and a control circuit controlling operations of the memory cell array. The voltage generation circuit generates the voltages during reception of the address.Type: ApplicationFiled: September 11, 2019Publication date: June 25, 2020Applicant: TOSHIBA MEMORY CORPORATIONInventors: Akio SUGAHARA, Takaya HANDA, Ryosuke ISOMURA, Kazuto UEHARA, Junichi SATO, Norichika ASAOKA, Masashi YAMAOKA, Bushnaq SANAD, Yuzuru SHIBAZAKI, Noriyasu KUMAZAKI, Yuri TERADA
-
Publication number: 20200194077Abstract: According to one embodiment, a semiconductor memory device includes: a memory cell array including a first memory cell, a first word line, a first circuit coupled to the first word line, a first driver used for a write operation and a read operation, a second driver used for an erase operation, and a voltage generator. The first circuit includes: a second circuit capable of electrically coupling the first word line and a first interconnect; a third circuit capable of electrically coupling the first interconnect and a second interconnect; a fourth circuit capable of electrically coupling the second interconnect and the first driver in the write and read operations; and a fifth circuit capable of electrically coupling the second interconnect and the second driver in the erase operation.Type: ApplicationFiled: September 9, 2019Publication date: June 18, 2020Applicant: TOSHIBA MEMORY CORPORATIONInventors: Bushnaq SANAD, Noriyasu KUMAZAKI, Yuzuru SHIBAZAKI
-
Patent number: 9202575Abstract: A nonvolatile semiconductor memory device including: a memory cell array including NAND strings; a plurality of word lines; a plurality of bit lines; a source line; and a control circuit configured to execute a write operation. The control circuit is configured to, when charging an unselected memory string prior to the write operation, execute both first and second charging operations, the first charging operation applying to the bit line connected to the unselected memory string a first voltage and rendering conductive a first select transistor to charge the unselected memory string, and the second charging operation applying to the source line connected to the unselected memory string a second voltage and rendering conductive a second select transistor to charge the unselected memory string, the first and second charging operations being executed at different timings.Type: GrantFiled: December 4, 2013Date of Patent: December 1, 2015Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Mayumi Yamamoto, Koki Ueno, Yuzuru Shibazaki
-
Publication number: 20150255162Abstract: According to one embodiment, a semiconductor memory device includes a leak current detection circuit that includes: a detection input end connected to a word line; a first detection end; a coupling circuit connected between the detection input end and the first detection end; a first switching circuit that supplies a voltage to be a reference to the first detection end according to a control signal; and an output circuit that outputs a detection signal corresponding to a change in a voltage of the first detection end caused by the detection input end and the first detection end being coupled by the coupling circuit.Type: ApplicationFiled: September 10, 2014Publication date: September 10, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Yuzuru SHIBAZAKI, Dai NAKAMURA, Yoshihiko KAMATA
-
Publication number: 20150029793Abstract: A nonvolatile semiconductor memory device including: a memory cell array including NAND strings; a plurality of word lines; a plurality of bit lines; a source line; and a control circuit configured to execute a write operation. The control circuit is configured to, when charging an unselected memory string prior to the write operation, execute both first and second charging operations, the first charging operation applying to the bit line connected to the unselected memory string a first voltage and rendering conductive a first select transistor to charge the unselected memory string, and the second charging operation applying to the source line connected to the unselected memory string a second voltage and rendering conductive a second select transistor to charge the unselected memory string, the first and second charging operations being executed at different timings.Type: ApplicationFiled: December 4, 2013Publication date: January 29, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Mayumi YAMAMOTO, Koki Ueno, Yuzuru Shibazaki
-
Patent number: 8780667Abstract: According to the embodiments, a semiconductor memory device includes serially-connected cell transistors includes respective gate electrodes coupled to respective word lines, a first driver and a second driver which drive the word lines, and a connection module. The connection module electrically couples the first driver commonly to a first subset of the word lines, and electrically couples the second driver commonly to a second subset of the word lines different from the first subset of the word lines. The first and second subsets of the word lines include the same number of word lines.Type: GrantFiled: January 24, 2012Date of Patent: July 15, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Yuzuru Shibazaki
-
Publication number: 20130010564Abstract: According to the embodiments, a semiconductor memory device includes serially-connected cell transistors includes respective gate electrodes coupled to respective word lines, a first driver and a second driver which drive the word lines, and a connection module. The connection module electrically couples the first driver commonly to a first subset of the word lines, and electrically couples the second driver commonly to a second subset of the word lines different from the first subset of the word lines. The first and second subsets of the word lines include the same number of word lines.Type: ApplicationFiled: January 24, 2012Publication date: January 10, 2013Inventor: Yuzuru SHIBAZAKI