Abstract: This device for summing squares is designed to calculate the sum of the squares of "n" numbers with "m" binary elements, where n and m are whole numbers equal to or greater than "2"; it is made up from a systolic network 14 formed of identical cells arranged in lines and columns and around which is arranged a first peripheral circuit 16 to supply signals to the upper line, a second peripheral circuit 18 to supply signals to the input column also receiving signals from a presentation circuit 20 acting as an interface between the "n" numbers and the systolic network and finally an output circuit 22 connected to the lower line. Each line of the network is allocated to the calculation of the square of each of the numbers. Calculations are carried forward from the upper to the lower line via links between the lines. The output circuit consists of an adder component supplying the result from the calculations brought forward from the last line.

Abstract: In a signal analysing and synthesizing filter bank system, the analysing bank receives a signal sampled at the rate f.sub.e and produces N contiguous subbank signals sampled at the rate f.sub.e /N. From the subband signals the synthesizing bank must recover the incoming signal. These filter banks are formed by modulation of a prototype filter by sinusoidal signals which, for subband k (O.ltoreq.k.ltoreq.N=1), have a frequency (2k30 1)f.sub.e /(4N) and respective phases +(2k+1).pi./4 and -(2k+1).pi./4 for the analysing and synthesizing banks. These signals are furthermore delayed by a time delay (N.sub.c -1)/2f.sub.e), where N.sub.c is the number of coefficients of the prototype filter.