Patents by Inventor Zhao-Yong Zhang
Zhao-Yong Zhang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10027330Abstract: An arbitrating circuit includes a first NOR gate, a second NOR gate, four resistors and a pull-up circuit. The first transistor is connected with the first node and the second node, and generates a first acknowledging signal. The second transistor is connected with a supply voltage, the second node and the first transistor. The third transistor is connected with the first node and second node, and generates a second acknowledging signal. The fourth transistor is connected with the supply voltage, the first node and the third transistor. The pull-up circuit is connected with the first node, the second node, the first NOR gate and the second NOR gate. If both of the first request signal and the second request signal have a low logic level, a voltage at the second node is pulled up to a high logic level by the pull-up circuit.Type: GrantFiled: February 6, 2018Date of Patent: July 17, 2018Assignee: Faraday Technology Corp.Inventors: Zhao-Yong Zhang, Shih-Chin Lin, Wei-Chang Wang
-
Patent number: 9484085Abstract: A static memory apparatus and a static memory cell thereof are provided. The static memory cell includes a data latch circuit, a data write-in circuit and a data read-out circuit. The data latch circuit has a first tristate output inverting circuit and a second tristate output inverting circuit. The data write-in circuit provides a first reference voltage to a power receiving terminal of a selected tristate output inverting circuit which is one of the first and second tristate output inverting circuits, and provides a second reference voltage to an input terminal of the selected tristate output inverting circuit during a data write-in time period. The data read-out circuit generates read-out data according to a voltage at an output terminal of the second tristate output inverting circuit and the second reference voltage during a data read-out time period.Type: GrantFiled: April 14, 2016Date of Patent: November 1, 2016Assignees: FARADAY TECHNOLOGY CORPORATION, Faraday Technology Corp.Inventors: Zhao-Yong Zhang, Kun-Ti Lee
-
Patent number: 9240228Abstract: A static memory apparatus and a data reading method thereof are provided. The static memory apparatus includes a plurality of memory cells, a plurality of dummy memory cells, a sense amplifier, and a discharge current adjuster. The dummy memory cells respectively include a plurality discharge ends for discharging charges on a dummy bit line. The sense amplifier is enabled for a sensing and amplifying operation according to a signal on the dummy bit line, and the sense amplifier generates readout data accordingly. The discharge current adjuster adjusts at least one discharge current on at least one controlled discharge end according to an operating voltage of the memory cells.Type: GrantFiled: August 12, 2014Date of Patent: January 19, 2016Assignee: Faraday Technology Corp.Inventors: Biao Chen, Zhao-Yong Zhang, Hao Wu, Kun-Ti Lee
-
Publication number: 20160012870Abstract: A static memory apparatus and a data reading method thereof are provided. The static memory apparatus includes a plurality of memory cells, a plurality of dummy memory cells, a sense amplifier, and a discharge current adjuster. The dummy memory cells respectively include a plurality discharge ends for discharging charges on a dummy bit line. The sense amplifier is enabled for a sensing and amplifying operation according to a signal on the dummy bit line, and the sense amplifier generates readout data accordingly. The discharge current adjuster adjusts at least one discharge current on at least one controlled discharge end according to an operating voltage of the memory cells.Type: ApplicationFiled: August 12, 2014Publication date: January 14, 2016Applicant: FARADAY TECHNOLOGY CORP.Inventors: Biao Chen, Zhao-Yong Zhang, Hao Wu, Kun-Ti Lee
-
Publication number: 20150325275Abstract: A memory includes a logic controller, a word line driver, a boost circuit, plural capacitor circuits, plural memory cores, plural selectors, and plural output drivers. The logic controller generates a word line enabling signal and a boost enabling signal. The word line driver receives the word line enabling signal. The boost circuit receives the boost enabling signal. The plural capacitor circuits are connected between the boost circuit and the word line driver. Each of the plural memory cores is connected with the word line driver through plural word lines. The plural selectors are connected with the corresponding memory cores. The plural output drivers are connected with the corresponding selectors. The number of the plural memory cores is positively correlated with the number of the plural capacitor circuits.Type: ApplicationFiled: September 22, 2014Publication date: November 12, 2015Inventors: Hao Wu, Song-Wen Yang, Zhao-Yong Zhang, Kun-Ti Lee
-
Patent number: 9177624Abstract: A memory includes a logic controller, a word line driver, a boost circuit, plural capacitor circuits, plural memory cores, plural selectors, and plural output drivers. The logic controller generates a word line enabling signal and a boost enabling signal. The word line driver receives the word line enabling signal. The boost circuit receives the boost enabling signal. The plural capacitor circuits are connected between the boost circuit and the word line driver. Each of the plural memory cores is connected with the word line driver through plural word lines. The plural selectors are connected with the corresponding memory cores. The plural output drivers are connected with the corresponding selectors. The number of the plural memory cores is positively correlated with the number of the plural capacitor circuits.Type: GrantFiled: September 22, 2014Date of Patent: November 3, 2015Assignee: Faraday Technology Corp.Inventors: Hao Wu, Song-Wen Yang, Zhao-Yong Zhang, Kun-Ti Lee
-
Patent number: 7876600Abstract: An SRAM and a forming method and a controlling method thereof are provided. The above-mentioned SRAM includes a tracking column, a normal column, a cell voltage control circuit and a cell voltage pull-down circuit. Each of the tracking column and the normal column includes a plurality of memory cells. The cell voltage control circuit is coupled to the tracking column and the normal column for connecting an operation voltage to the two columns before a write operation of the SRAM starts and for disconnecting the operation voltage from the two columns after the write operation starts. The cell voltage pull-down circuit is coupled to the two columns for pulling down the cell voltages of the two columns after the write operation starts and for ceasing pulling down the cell voltage of the normal column when the cell voltage of the tracking column drops down to a predetermined voltage.Type: GrantFiled: November 17, 2008Date of Patent: January 25, 2011Assignee: Aicestar Technology (SuZhou) CorporationInventors: Jin-Feng Zhang, Jian-Bin Zheng, Zhao-Yong Zhang, Qi-Shuang Yao
-
Publication number: 20100124098Abstract: An SRAM and a forming method and a controlling method thereof are provided. The above-mentioned SRAM includes a tracking column, a normal column, a cell voltage control circuit and a cell voltage pull-down circuit. Each of the tracking column and the normal column includes a plurality of memory cells. The cell voltage control circuit is coupled to the tracking column and the normal column for connecting an operation voltage to the two columns before a write operation of the SRAM starts and for disconnecting the operation voltage from the two columns after the write operation starts. The cell voltage pull-down circuit is coupled to the two columns for pulling down the cell voltages of the two columns after the write operation starts and for ceasing pulling down the cell voltage of the normal column when the cell voltage of the tracking column drops down to a predetermined voltage.Type: ApplicationFiled: November 17, 2008Publication date: May 20, 2010Applicant: AICESTAR TECHNOLOGY(SUZHOU) CORPORATIONInventors: Jin-Feng Zhang, Jian-Bin Zheng, Zhao-Yong Zhang, Qi-Shuang Yao