Abstract: The present disclosure provides a protective film for a substrate, a manufacturing method thereof, a substrate and a manufacturing method of a display panel. The substrate includes a plurality of panel regions correspondingly forming a plurality of display panels. Each of the panel regions has a first region corresponding to a bending region of the display panels. The protective film includes a entire film layer and a hollow portion, the size of the entire film layer matches the size of the substrate, and the hollow portion is for exposing the first region in each of the panel regions when the protective film is attached to the substrate.

Abstract: A nitrogen-containing microalloyed spring steel and a preparation method thereof are provided. The chemical components are: 0.45-0.52% of carbon, 0.15-0.35% of silicon, 0.90-1.10% of manganese, 0.90-1.15% of chromium, 0.10-0.25% of molybdenum, 0.10-0.20% of vanadium, 0.025-0.04% of niobium, 0.007-0.012% of nitrogen, less than or equal to 0.03% of lead, tin, zinc, antimony, and bismuth, less than or equal to 25 ppm of oxygen and hydrogen, less than or equal to 0.02% of sulfur and phosphorus, less than or equal to 0.2% of copper, less than or equal to 0.35% nickel, and a balance of iron. The spring steel has significantly improved properties, including high mechanical strength, large elongation, high reduction of area, and good anti-fatigue performance.

Abstract: The present disclosure provides a protective film for a substrate, a manufacturing method thereof, a substrate and a manufacturing method of a display panel. The substrate includes a plurality of panel regions correspondingly forming a plurality of display panels. Each of the panel regions has a first region corresponding to a bending region of the display panels. The protective film includes a entire film layer and a hollow portion, the size of the entire film layer matches the size of the substrate, and the hollow portion is for exposing the first region in each of the panel regions when the protective film is attached to the substrate.

Abstract: A nitrogen-containing microalloyed spring steel and a preparation method thereof are provided. The chemical components are: 0.45-0.52% of carbon, 0.15-0.35% of silicon, 0.90-1.10% of manganese, 0.90-1.15% of chromium, 0.10-0.25% of molybdenum, 0.10-0.20% of vanadium, 0.025-0.04% of niobium, 0.007-0.012% of nitrogen, less than or equal to 0.03% of lead, tin, zinc, antimony, and bismuth, less than or equal to 25 ppm of oxygen and hydrogen, less than or equal to 0.02% of sulfur and phosphorus, less than or equal to 0.2% of copper, less than or equal to 0.35% nickel, and a balance of iron. The spring steel has significantly improved properties, including high mechanical strength, large elongation, high reduction of area, and good anti-fatigue performance.

Abstract: The present disclosure relates to an electronic device communicatively connected to a vehicle. The electronic device includes a network interface configured to receive information associated with the vehicle, and at least one processor. The processor is configured to detect a vehicle status based on the information and the vehicle status is indicative of a predetermined condition. The processor is further configured to receive an authorization for controlling the vehicle and take control, upon detecting the vehicle status and receiving the authorization, from a default controller of the vehicle.

Abstract: The present disclosure relates to an electronic device configured to send a service request of a service to a remote server; receive an authority from the remote server; and control, according to the authority, an on-board device mounted on a target vehicle that is assigned by the remote server to provide the service to a user associated with the electronic device.

Abstract: The present disclosure relates to an electronic device configured to send a service request of a service to a remote server; receive an authority from the remote server; and control, according to the authority, an on-board device mounted on a target vehicle that is assigned by the remote server to provide the service to a user associated with the electronic device.

Abstract: The present disclosure relates to an electronic device configured to send a service request of a service to a remote server; receive an authority from the remote server; and control, according to the authority, an on-board device mounted on a target vehicle that is assigned by the remote server to provide the service to a user associated with the electronic device.

Abstract: A cache memory having enhanced performance and security feature is provided. The cache memory includes a data array storing a plurality of data elements, a tag array storing a plurality of tags corresponding to the plurality of data elements, and an address decoder which permits dynamic memory-to-cache mapping to provide enhanced security of the data elements, as well as enhanced performance. The address decoder receives a context identifier and a plurality of index bits of an address passed to the cache memory, and determines whether a matching value in a line number register exists. The line number registers allow for dynamic memory-to-cache mapping, and their contents can be modified as desired. Methods for accessing and replacing data in a cache memory are also provided, wherein a plurality of index bits and a plurality of tag bits at the cache memory are received.

Abstract: A method for dynamically configuring a graphics pipeline system. The method includes determining an optimal pipeline based on: estimating one or more of memory power consumption and computation power consumption of storing and regenerating intermediate results based on graphics state information and one or more factors; determining granularity for the optimal graphics pipeline configuration based on the graphics state information and the one or more factors; collecting runtime information for primitives from graphics pipeline hardware including factors from tessellation or using graphics state information for determining geometry expansion at an output of one or more shader stages; and determining intermediate results to save from a previous processing pass by comparing memory power consumption needed to save the intermediate results with computation power as well as memory power needed for regenerating the intermediate results in one or more later tile rendering passes.

Abstract: A tessellation pipeline includes an alpha phase and a beta phase. The alpha phase includes pre-tessellation processing stages, while the beta phase includes post-tessellation processing stages. A processing unit configured to implement a processing stage in the alpha phase stores input graphics data within a buffer and then copies over that buffer with output graphics data, thereby conserving memory resources. The processing unit may also copy output graphics data directly to a level 2 (L2) cache for beta phase processing by other tessellation pipelines, thereby avoiding the need for fixed function copy-out hardware.

Abstract: A method for dynamically configuring a graphics pipeline system. The method includes determining an optimal pipeline based on: estimating one or more of memory power consumption and computation power consumption of storing and regenerating intermediate results based on graphics state information and one or more factors; determining granularity for the optimal graphics pipeline configuration based on the graphics state information and the one or more factors; collecting runtime information for primitives from graphics pipeline hardware including factors from tessellation or using graphics state information for determining geometry expansion at an output of one or more shader stages; and determining intermediate results to save from a previous processing pass by comparing memory power consumption needed to save the intermediate results with computation power as well as memory power needed for regenerating the intermediate results in one or more later tile rendering passes.

Abstract: A cache memory having enhanced performance and security feature is provided. The cache memory includes a data array storing a plurality of data elements, a tag array storing a plurality of tags corresponding to the plurality of data elements, and an address decoder which permits dynamic memory-to-cache mapping to provide enhanced security of the data elements, as well as enhanced performance. The address decoder receives a context identifier and a plurality of index bits of an address passed to the cache memory, and determines whether a matching value in a line number register exists. The line number registers allow for dynamic memory-to-cache mapping, and their contents can be modified as desired. Methods for accessing and replacing data in a cache memory are also provided, wherein a plurality of index bits and a plurality of tag bits at the cache memory are received.

Abstract: Methods for accessing, storing and replacing data in a cache memory are provided, wherein a plurality of index bits and a plurality of tag bits at the cache memory are received. The plurality of index bits are processed to determine whether a matching index exists in the cache memory and the plurality of tag bits are processed to determine whether a matching tag exists in the cache memory, and a data line is retrieved from the cache memory if both a matching tag and a matching index exist in the cache memory. A random line in the cache memory can be replaced with a data line from a main memory, or evicted without replacement, based on the combination of index and tag misses, security contexts and protection bits. User-defined and/or vendor-defined replacement procedures can be utilized to replace data lines in the cache memory.

Abstract: A tessellation pipeline includes an alpha phase and a beta phase. The alpha phase includes pre-tessellation processing stages, while the beta phase includes post-tessellation processing stages. A processing unit configured to implement a processing stage in the alpha phase stores input graphics data within a buffer and then copies over that buffer with output graphics data, thereby conserving memory resources. The processing unit may also copy output graphics data directly to a level 2 (L2) cache for beta phase processing by other tessellation pipelines, thereby avoiding the need for fixed function copy-out hardware.

Abstract: A tessellation pipeline includes an alpha phase and a beta phase. The alpha phase includes pre-tessellation processing stages, while the beta phase includes post-tessellation processing stages. A processing unit configured to implement a processing stage in the alpha phase stores input graphics data within a buffer and then copies over that buffer with output graphics data, thereby conserving memory resources. The processing unit may also copy output graphics data directly to a level 2 (L2) cache for beta phase processing by other tessellation pipelines, thereby avoiding the need for fixed function copy-out hardware.

Abstract: A tessellation pipeline includes an alpha phase and a beta phase. The alpha phase includes pre-tessellation processing stages, while the beta phase includes post-tessellation processing stages. A processing unit configured to implement a processing stage in the alpha phase stores input graphics data within a buffer and then copies over that buffer with output graphics data, thereby conserving memory resources. The processing unit may also copy output graphics data directly to a level 2 (L2) cache for beta phase processing by other tessellation pipelines, thereby avoiding the need for fixed function copy-out hardware.