Patents by Inventor Zhengkui Wang
Zhengkui Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10714510Abstract: An array substrate includes: a base substrate; at least one first connection terminal, at least one second connection terminal, and at least one connection line, which are disposed on the base substrate and located in a non-display area of the array substrate, the at least one connection line being connected with the at least one first connection terminal and the at least one second connection terminal; at least one gate line disposed on the base substrate and located in a display area of the array substrate. The first connection terminal is for connecting with an IC, and the second connection terminal is for connecting with a flexible circuit board. A resistivity of at least a part of each of at least one of the at least one connection line is less than a resistivity of the at least one gate line.Type: GrantFiled: November 27, 2018Date of Patent: July 14, 2020Assignees: BOE TECHNOLOGY GROUP CO., LTD., ORDOS YUANSHENG OPTOELECTRONICS CO., LTD.Inventors: Lele Cong, Jian Sun, Zhengkui Wang, Wenwen Qin, Jianjun Zhang
-
Patent number: 10705367Abstract: An array substrate includes a base substrate, a plurality of first signal lines extending in a first direction, a plurality of second signal lines located on a different layer from the first signal lines and extending in a second direction intersecting the first direction, and a plurality of touch signal lines extending in the second direction disposed on the base substrate. Each touch signal line includes a first touch line segment and a second touch line segment, the first touch line segment disposed on the same layer as the first signal lines, and at least partially overlapping with at least one of the second signal lines in a direction perpendicular to a surface of the base substrate, the second touch line segment disposed on a different layer from the first signal lines, and the first touch line segment electrically connected with the second touch line segment through a first via.Type: GrantFiled: November 5, 2018Date of Patent: July 7, 2020Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Zhengkui Wang, Jian Sun, Fei Huang, Jiguo Wang, Yun Qiao, Xiaozhou Zhan, Han Zhang, Zhen Wang, Wenwen Qin, Lele Cong, Peng Liu, Jianjun Zhang
-
Publication number: 20200212071Abstract: The present disclosure relates to the technical field of display. Disclosed are an array substrate and a preparation method therefor, and a display panel and a display device. The array substrate includes: a substrate; multiple gate lines, wherein the gate lines are located on the substrate, and extend along a first direction; multiple data lines, wherein the data lines are located on the substrate, and extend along a second direction, and the gate lines and the data lines intersect to define multiple pixel areas; and a touch-control electrode wiring wherein the touch-control electrode wiring has the same direction as that of the gate lines, and is arranged insulated from the gate lines on a different layer, and the orthographic projection of the touch-control electrode wiring on the substrate at least has an overlapping area with the orthographic projection of part of the gate lines on the substrate.Type: ApplicationFiled: March 22, 2019Publication date: July 2, 2020Inventors: Zhixuan GUO, Fengguo WANG, Yezhou FANG, Feng LI, Xinguo WU, Hong LIU, Zifeng WANG, Lei LI, Feng LI, Kai LI, Liang TIAN, Jing ZHAO, Zhengkui WANG, Bo MA, Haiqin LIANG, Peng LIU
-
Publication number: 20200211496Abstract: The present application provides a shift register unit, a shift register circuit, a driving method, and a display apparatus, and relates to the field of display technology. The method includes: in a reset phase in which a second node is at a first level, transmitting, by a control circuit, a second level signal to a first node and an output signal terminal under the control of a voltage at the second node; and in a normal operation phase, normally operating, by the shift register unit.Type: ApplicationFiled: November 3, 2017Publication date: July 2, 2020Inventors: Zhen Wang, Jian Sun, Fei Huang, Xiaozhou Zhan, Yun Qiao, Han Zhang, Wenwen Qin, Lele Cong, Zhengkui Wang, Rui Liu, Pengjun Chen, Lidong Wang, Shuang Zhao
-
Patent number: 10622082Abstract: The present application discloses a display apparatus having a display area and a peripheral area. The display apparatus includes a gate-driver-on-array circuit in the peripheral area having N numbers of shift register units for respectively outputting a plurality of gate scanning signals to the plurality of gate lines. An n-th shift register unit of the N numbers of shift register units includes an input port for receiving an input signal from an output port of a m-th shift register unit through an input signal line, and a reset port for receiving a reset signal from an output port of a p-th shift register unit through a reset signal line, 1?m<n<p?N. At least one of the input signal line and the reset signal line includes a first segment in a same layer as a plurality of gate lines, and a second segment in a same layer as a plurality of data lines.Type: GrantFiled: December 15, 2017Date of Patent: April 14, 2020Assignees: BOE Technology Group Co., Ltd., Ordos Yuansheng Optoelectronics Co., Ltd.Inventor: Zhengkui Wang
-
Publication number: 20200064955Abstract: A touch panel including a substrate, an insulating layer, touch electrode blocks, and electrode lines. The touch electrode blocks include an array of first type touch electrode blocks having a regular shape and a second type touch electrode block having an irregular shape. Ones of the first type touch electrode blocks are electrically connected to respective ones of the electrode lines by respective X first contact vias extending through the insulating layer, and the respective X first contact vias are arranged along a straight line in a column direction. The second type touch electrode block is electrically connected to a first corresponding one of the electrode lines by Y second contact vias extending through the insulating layer, and the Y second contact vias are arranged along at least one straight line in the column direction. X and Y are natural numbers, and 0.75×X?Y?1.25×X.Type: ApplicationFiled: June 7, 2019Publication date: February 27, 2020Inventors: Zhen WANG, Xiaozhou Zhan, Lele Cong, Yun Qiao, Jian Sun, Han Zhang, Wenwen Qin, Zhengkui Wang
-
Publication number: 20200051654Abstract: The embodiments of the present disclosure relate to a shift registers unit and a driving method thereof, and a gate driving device. The shift register unit includes a first and second input circuit, a pull-down control circuit, an output circuit, a pull-down circuit, and a control circuit. The first input circuit provides a first control signal to a pull-up node. The second input circuit provides a second control signal to the pull-up node. The pull-down control circuit provides the voltage of a first voltage terminal to a pull-down node, or controls the voltage of the pull-down node. The output circuit provides a second clock signal to a signal output terminal. The pull-down circuit provides the voltage of the first voltage terminal to the pull-up node and the signal output terminal. The control circuit provides the first input signal to the pull-up node.Type: ApplicationFiled: September 19, 2017Publication date: February 13, 2020Inventors: Zhen WANG, Jian SUN, Yun QIAO, Xiaozhou ZHAN, Fei HUANG, Han ZHANG, Wenwen QIN, Lele CONG, Zhengkui WANG
-
Publication number: 20200005881Abstract: A shift register includes a first input sub-circuit, a pull-up control sub-circuit, and a pull-down control sub-circuit. The first input sub-circuit is configured to transmit a voltage from the first signal terminal to the first node under control of the first voltage terminal. The pull-up control sub-circuit is configured to be in a turn-on or turn-off state under control of the first node. The pull-down control sub-circuit is configured to transmit a voltage from the third voltage terminal to the pull-down node under control of the first node, transmit the voltage from the third voltage terminal to the pull-down node under control of the signal output terminal, and transmit a voltage from the first clock signal terminal to the pull-down node under control of the first clock signal terminal.Type: ApplicationFiled: October 25, 2018Publication date: January 2, 2020Applicants: ORDOS YUANSHENG OPTOELECTRONICS CO., LTD., BOE TECHNOLOGY GROUP CO., LTD., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Peng LIU, Zhen WANG, Han ZHANG, Kai ZHANG, Yun QIAO, Jian SUN, Bailing LIU, Fei HUANG, Zhengkui WANG, Jianjun ZHANG
-
Publication number: 20190333597Abstract: A shift register includes a first input sub-circuit configured to transfer a first input signal at a first input terminal to a first node in response to a first scan signal at a first scan terminal being active, a first level control sub-circuit configured to transfer a first power supply voltage at a first power supply terminal to a first output control node and a second output control node in response to the first node being at an active potential, and an output sub-circuit configured to transfer a first clock signal at a first clock terminal to a first output in response to the first output control node being at an active potential, and to transfer a second clock signal at a second clock terminal to a second output terminal in response to the second output control node being at an active potential.Type: ApplicationFiled: January 8, 2019Publication date: October 31, 2019Inventors: Peng LIU, Jun Fan, Yusheng Liu, Bailing Liu, Han Zhang, Zhen Wang, Yun Qiao, Zhengkui Wang, Lele Cong, Mei Li
-
Publication number: 20190288009Abstract: A display panel and a display device are provided. The display panel includes a base substrate, the base substrate includes a display region and a non-display region, the display region includes a main display region and a peripheral display region, and the peripheral display region includes an irregular display region; the non-display region includes a first region and a second region, the first region is adjacent to the irregular display region, and the second region is adjacent to other regions of the peripheral display region than the irregular display region; the display region includes at least one signal line, the non-display region includes at least one functional circuit and at least one wire, and the at least one functional circuit is coupled to the at least one signal line via the at least one wire.Type: ApplicationFiled: March 13, 2019Publication date: September 19, 2019Applicants: ORDOS YUANSHENG OPTOELECTRONICS CO., LTD., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Yun QIAO, Zhen WANG, Lele CONG, Zhengkui WANG, Jianjun ZHANG, Han ZHANG, Wenwen QIN, Fei HUANG, Xiaozhou ZHAN, Peng LIU, Jian SUN
-
Publication number: 20190287445Abstract: An array substrate and a display panel are provided. The array substrate includes a base substrate having a notch, the base substrate comprising a first region and a second region on opposite sides of the notch; a plurality of gate lines disposed on the base substrate and configured to respectively drive a plurality of rows of pixels on the base substrate, each of the plurality of gate lines being interrupted by the notch into a first gate sub-line in the first region and a second gate sub-line in the second region; and a gate driving device in the first region and/or the second region, the gate driving device is configured such that the first gate sub-line and the second gate sub-line of each of the plurality of gate lines are simultaneously scanned.Type: ApplicationFiled: August 9, 2018Publication date: September 19, 2019Inventors: Yun Qiao, Zhen Wang, Zhengkui Wang, Han Zhang, Jian Sun, Xiaozhou Zhan, Fei Huang, Wenwen Qin, Jianjun Zhang
-
Publication number: 20190235294Abstract: An array substrate includes a base substrate, a plurality of first signal lines extending in a first direction, a plurality of second signal lines located on a different layer from the first signal lines and extending in a second direction intersecting the first direction, and a plurality of touch signal lines extending in the second direction disposed on the base substrate. Each touch signal line includes a first touch line segment and a second touch line segment, the first touch line segment disposed on the same layer as the first signal lines, and at least partially overlapping with at least one of the second signal lines in a direction perpendicular to a surface of the base substrate, the second touch line segment disposed on a different layer from the first signal lines, and the first touch line segment electrically connected with the second touch line segment through a first via.Type: ApplicationFiled: November 5, 2018Publication date: August 1, 2019Inventors: Zhengkui WANG, Jian SUN, Fei HUANG, Jiguo WANG, Yun QIAO, Xiaozhou ZHAN, Han ZHANG, Zhen WANG, Wenwen QIN, Lele CONG, Peng LIU, Jianjun ZHANG
-
Publication number: 20190235333Abstract: The present disclosure discloses an array substrate and its manufacturing method, a display panel and its manufacturing method, and a display device. The array substrate includes: a base substrate; a plurality of data lines; and a plurality of pixel units arranged on the base substrate, where each of the plurality of pixel units includes a plurality of subpixel units, and the plurality of subpixel units is in a one-to-one correspondence with the plurality of data lines, where each of the plurality of subpixel units includes a first subpixel unit and a second subpixel unit that are adjacently arranged, and the data line corresponding to the first subpixel unit and the data line corresponding to the second subpixel unit are both arranged at a position corresponding to a boundary between the first subpixel unit and the second subpixel unit.Type: ApplicationFiled: November 7, 2018Publication date: August 1, 2019Applicants: BOE TECHNOLOGY GROUP CO., LTD., ORDOS YUANSHENG OPTOELECTRONICS CO., LTD.Inventors: Zhengkui WANG, Jian SUN, Yun QIAO, Han ZHANG, Zhen WANG, Ruichao LIU, Jianjun ZHANG, Peng LIU
-
Publication number: 20190189645Abstract: An array substrate includes: a base substrate; at least one first connection terminal, at least one second connection terminal, and at least one connection line, which are disposed on the base substrate and located in a non-display area of the array substrate, the at least one connection line being connected with the at least one first connection terminal and the at least one second connection terminal; at least one gate line disposed on the base substrate and located in a display area of the array substrate. The first connection terminal is for connecting with an IC, and the second connection terminal is for connecting with a flexible circuit board. A resistivity of at least a part of each of at least one of the at least one connection line is less than a resistivity of the at least one gate line.Type: ApplicationFiled: November 27, 2018Publication date: June 20, 2019Inventors: Lele CONG, Jian SUN, Zhengkui WANG, Wenwen QIN, Jianjun ZHANG
-
Publication number: 20190189232Abstract: The present application discloses a display apparatus having a display area and a peripheral area. The display apparatus includes a gate-driver-on-array circuit in the peripheral area having N numbers of shift register units for respectively outputting a plurality of gate scanning signals to the plurality of gate lines. An n-th shift register unit of the N numbers of shift register units includes an input port for receiving an input signal from an output port of a m-th shift register unit through an input signal line, and a reset port for receiving a reset signal from an output port of a p-th shift register unit through a reset signal line, 1?m<n<p?N. At least one of the input signal line and the reset signal line includes a first segment in a same layer as a plurality of gate lines, and a second segment in a same layer as a plurality of data lines.Type: ApplicationFiled: December 15, 2017Publication date: June 20, 2019Applicants: BOE Technology Group Co., Ltd., Ordos Yuansheng Optoelectronics Co., Ltd.Inventor: Zhengkui Wang
-
Publication number: 20190170918Abstract: An irregular shaped display panel, a method and a device for manufacturing the irregular shaped display panel, and a display device are provided. The irregular shaped display panel includes a display area and a non-display area surrounding the display area. The method for manufacturing an irregular shaped display panel includes: determining, based on an irregular shaped region on the display panel, boundary pixel units located on a boundary of the irregular shaped region; dividing each boundary pixel unit into at least two pixel division units such that each pixel division unit comprises parts of all sub-pixels of the boundary pixel unit; and determining whether a ratio of an area of each pixel division unit outside the display area to an area of the entire pixel division unit reaches a preset value; if yes, performing a shading process on the pixel division unit.Type: ApplicationFiled: September 26, 2018Publication date: June 6, 2019Inventors: Yun QIAO, Zhengkui WANG, Lele CONG, Han ZHANG, Zhen WANG, Wenwen QIN, Jianjun ZHANG, Wei LI, Xuelu WANG, Yanqing CHEN, Jianyun XIE, Cheng LI, Jian SUN
-
Publication number: 20190139495Abstract: The present disclosure relates to a shift register unit. The shift register unit includes a first input circuit configured to transmit a first voltage signal to a pull-up node, a pull-up circuit configured to transmit a first clock signal to a signal output terminal, a first pull-down control circuit configured to transmit a second clock signal to a pull-down node, a second pull-down control circuit configured to transmit a second voltage signal to the pull-down node, a pull-up control circuit configured to transmit the second voltage signal to the pull-up node, a pull-down circuit configured to transmit the second voltage signal to the signal output terminal, and a holding circuit configured to maintain the pull-up node at a low level and/or maintain the pull-down node at a high level under control of a second input.Type: ApplicationFiled: March 21, 2018Publication date: May 9, 2019Inventors: Wenwen Qin, Zhen Wang, Jian Sun, Xiaozhou Zhan, Jiguo Wang, Yun Qiao, Fei Huang, Han Zhang, Zhengkui Wang, Lele Cong