Patents by Inventor Ziad R. Hatab

Ziad R. Hatab has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 6768213
    Abstract: A method and system for protecting global alignment marks during the fabrication of wafers are described. A semiconductor wafer-in-process includes a substrate having one or more global alignment sites, each site having an alignment mark. A photoresist material is deposited over the wafer-in-process, including over the alignment marks. A stepper or other suitable device exposes full field images over the entire wafer-in-process, thus exposing a portion of the photoresist material covering the alignment marks which is developed. A globule of protective material is deposited over the patterned photoresist over the alignment marks, thus protecting them during a subsequent etching step. The globule of protective material can also be deposited over a portion of any other adjacent structures which need protection during etching.
    Type: Grant
    Filed: November 28, 2001
    Date of Patent: July 27, 2004
    Assignee: Micron Technology, Inc.
    Inventors: Richard D. Holscher, Ziad R. Hatab, David Q. Wright
  • Patent number: 6658144
    Abstract: A system and method of reconstructing an image of a structure having periodic variations in index of refraction. Electromagnetic waves are projected onto the structure and the resulting diffracted electromagnetic waves are measured, wherein the step of measuring includes the step of determining a plurality of intensities DE. Refractive terms can then be calculated as a function of the intensities DE.
    Type: Grant
    Filed: May 22, 1998
    Date of Patent: December 2, 2003
    Assignee: Micron Technology, Inc.
    Inventor: Ziad R. Hatab
  • Patent number: 6645703
    Abstract: The invention encompasses a method of forming photoresist on a semiconductor wafer. A wafer is coated with a first layer of photoresist to define a first photoresist-coated wafer. The first photoresist-coated wafer is placed on a temperature-regulated mass and thermally equilibrated to a temperature. Subsequently, the first photoresist-coated wafer is photo-processed. After the photo-processing, the wafer is coated with a second layer of photoresist to define a second photoresist-coated wafer. The second photoresist-coated wafer is placed on the temperature-regulated mass and thermally equilibrated to the same temperature that the first photoresist-coated wafer had been equilibrated to. Subsequently, the second layer of photoresist is photo-processed. The invention also encompasses a reticle forming method. A layer of masking material is formed over a reticle substrate, and the reticle substrate is then placed on a temperature-regulated mass.
    Type: Grant
    Filed: June 27, 2001
    Date of Patent: November 11, 2003
    Assignee: Micron Technology, Inc.
    Inventors: Ziad R. Hatab, Paul D. Shirley, Tony C. Krauth
  • Patent number: 6545369
    Abstract: A semiconductor wafer with reduced misalignment errors at its periphery and a method for producing such a semiconductor wafer are described. The wafer includes one or more global alignment sites, having global alignment marks, on its periphery. Some patterning is located on the global alignment sites, but not covering the global alignment marks. The patterning covering the global alignment sites reduces the amount of non-correctable misalignment errors experienced by the wafer. A buffer zone is provided around the global alignment marks to inhibit patterning over the marks.
    Type: Grant
    Filed: June 5, 2000
    Date of Patent: April 8, 2003
    Assignee: Micron Technology, Inc.
    Inventor: Ziad R. Hatab
  • Patent number: 6482552
    Abstract: The invention encompasses a method of forming photoresist on a semiconductor wafer. A wafer is coated with a first layer of photoresist to define a first photoresist-coated wafer. The first photoresist-coated wafer is placed on a temperature-regulated mass and thermally equilibrated to a temperature. Subsequently, the first photoresist-coated wafer is photo-processed. After the photo-processing, the wafer is coated with a second layer of photoresist to define a second photoresist-coated wafer. The second photoresist-coated wafer is placed on the temperature-regulated mass and thermally equilibrated to the same temperature that the first photoresist-coated wafer had been equilibrated to. Subsequently, the second layer of photoresist is photo-processed. The invention also encompasses a reticle forming method. A layer of masking material is formed over a reticle substrate, and the reticle substrate is then placed on a temperature-regulated mass.
    Type: Grant
    Filed: October 18, 1999
    Date of Patent: November 19, 2002
    Assignee: Micron Technology, Inc.
    Inventors: Ziad R. Hatab, Paul D. Shirley, Tony C. Krauth
  • Publication number: 20020136960
    Abstract: The invention encompasses a method of forming photoresist on a semiconductor wafer. A wafer is coated with a first layer of photoresist to define a first photoresist-coated wafer. The first photoresist-coated wafer is placed on a temperature-regulated mass and thermally equilibrated to a temperature. Subsequently, the first photoresist-coated wafer is photo-processed. After the photo-processing, the wafer is coated with a second layer of photoresist to define a second photoresist-coated wafer. The second photoresist-coated wafer is placed on the temperature-regulated mass and thermally equilibrated to the same temperature that the first photoresist-coated wafer had been equilibrated to. Subsequently, the second layer of photoresist is photo-processed. The invention also encompasses a reticle forming method. A layer of masking material is formed over a reticle substrate, and the reticle substrate is then placed on a temperature-regulated mass.
    Type: Application
    Filed: October 18, 1999
    Publication date: September 26, 2002
    Inventors: ZIAD R. HATAB, PAUL D. SHIRLEY, TONY C. KRAUTH
  • Patent number: 6417076
    Abstract: A method and system for protecting global alignment marks during the fabrication of wafers are described. A semiconductor wafer-in-process includes a substrate having one or more global alignment sites, each site having an alignment mark. A photoresist material is deposited over the wafer-in-process, including over the alignment marks. A stepper or other suitable device exposes full field images over the entire wafer-in-process, thus exposing a portion of the photoresist material covering the alignment marks which is developed. A globule of protective material is deposited over the patterned photoresist over the alignment marks, thus protecting them during a subsequent etching step. The globule of protective material can also be deposited over a portion of any other adjacent structures which need protection during etching.
    Type: Grant
    Filed: June 5, 2000
    Date of Patent: July 9, 2002
    Assignee: Micron Technology, Inc.
    Inventors: Richard D. Holscher, Ziad R. Hatab, David Q. Wright
  • Publication number: 20020052091
    Abstract: A method and system for protecting global alignment marks during the fabrication of wafers are described. A semiconductor wafer-in-process includes a substrate having one or more global alignment sites, each site having an alignment mark. A photoresist material is deposited over the wafer-in-process, including over the alignment marks. A stepper or other suitable device exposes full field images over the entire wafer-in-process, thus exposing a portion of the photoresist material covering the alignment marks which is developed. A globule of protective material is deposited over the patterned photoresist over the alignment marks, thus protecting them during a subsequent etching step. The globule of protective material can also be deposited over a portion of any other adjacent structures which need protection during etching.
    Type: Application
    Filed: November 28, 2001
    Publication date: May 2, 2002
    Inventors: Richard D. Holscher, Ziad R. Hatab, David Q. Wright
  • Publication number: 20010038955
    Abstract: The invention encompasses a method of forming photoresist on a semiconductor wafer. A wafer is coated with a first layer of photoresist to define a first photoresist-coated wafer. The first photoresist-coated wafer is placed on a temperature-regulated mass and thermally equilibrated to a temperature. Subsequently, the first photoresist-coated wafer is photo-processed. After the photo-processing, the wafer is coated with a second layer of photoresist to define a second photoresist-coated wafer. The second photoresist-coated wafer is placed on the temperature-regulated mass and thermally equilibrated to the same temperature that the first photoresist-coated wafer had been equilibrated to. Subsequently, the second layer of photoresist is photo-processed. The invention also encompasses a reticle forming method. A layer of masking material is formed over a reticle substrate, and the reticle substrate is then placed on a temperature-regulated mass.
    Type: Application
    Filed: June 27, 2001
    Publication date: November 8, 2001
    Inventors: Ziad R. Hatab, Paul D. Shirley, Tony C. Krauth