Patents by Inventor Zilong CHEN
Zilong CHEN has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240077178Abstract: A light-emitting assembly and a vehicle are provided in the disclosure. The light-emitting assembly includes a light-transmitting member and a pattern layer. The pattern layer is attached to a surface of the light-transmitting member and includes multiple micro-patterns arranged at intervals. Each of the multiple micro-patterns has a radial size ranging from 0.025 mm to 0.26 mm, and a distance between each two adjacent micro-patterns ranges from 0.2 mm to 1.5 mm. When the light-emitting assembly is powered on, the multiple micro-patterns are configured to emit light to enable the pattern layer to be visible. The light-emitting assembly provided in the disclosure can enhance the vehicle interior atmosphere.Type: ApplicationFiled: November 9, 2023Publication date: March 7, 2024Applicant: FUYAO GLASS INDUSTRY GROUP CO., LTD.Inventors: Jiarong YE, Xueping CHEN, Jianzhao YU, Zilong XIAO, Yunxiang YE
-
Publication number: 20230197170Abstract: A method for conducting a read-verification operation on a target memory cell in a three-dimensional (3D) memory device includes removing fast charges of the target memory cell at a read-prepare step and measuring a threshold voltage of the target memory cell at a sensing step. Removing the fast charges of the target memory cell includes applying a prepare voltage (Vprepare) on an unselected top select gate (Unsel_TSG) of an unselected memory string, applying a first off voltage (Voff) on a selected word line (Sel_WL) associated with the target memory cell, and applying a pass voltage (Vpass) on an unselected word line (Unsel_WL).Type: ApplicationFiled: February 10, 2023Publication date: June 22, 2023Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: Zilong CHEN, Xiang FU
-
Patent number: 11600342Abstract: A method for conducting a read-verification operation on a target memory cell in a three-dimensional (3D) memory device includes removing fast charges of the target memory cell at a read-prepare step and measuring a threshold voltage of the target memory cell at a sensing step. Removing the fast charges of the target memory cell includes applying a prepare voltage (Vprepare) on an unselected top select gate (Unsel_TSG) of an unselected memory string, applying a first off voltage (Voff) on a selected word line (Sel_WL) associated with the target memory cell, and applying a pass voltage (Vpass) on an unselected word line (Unsel_WL).Type: GrantFiled: May 19, 2021Date of Patent: March 7, 2023Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Zilong Chen, Xiang Fu
-
Patent number: 11398286Abstract: A semiconductor memory device includes a memory cell array and peripheral circuitry. The memory cell array includes a block of memory cells The peripheral circuitry can perform first program-verify loops in response to a first write operation to a first word line in a word line group to program memory cells associated with the first word line to multiple states. The word line group includes one or more word lines. Then, the peripheral circuitry determines verification start loops of the multiple states based on sensing results in the first program-verify loops, and performs second program-verify loops with the determined verification start loops of the multiple states in response to a second write operation to a second word line in the word line group.Type: GrantFiled: March 26, 2021Date of Patent: July 26, 2022Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Ke Jiang, Huamin Cao, Zilong Chen, Bin Xiang
-
Publication number: 20220230692Abstract: A semiconductor memory device includes a memory cell array and peripheral circuitry. The memory cell array includes a block of memory cells The peripheral circuitry can perform first program-verify loops in response to a first write operation to a first word line in a word line group to program memory cells associated with the first word line to multiple states. The word line group includes one or more word lines. Then, the peripheral circuitry determines verification start loops of the multiple states based on sensing results in the first program-verify loops, and performs second program-verify loops with the determined verification start loops of the multiple states in response to a second write operation to a second word line in the word line group.Type: ApplicationFiled: March 26, 2021Publication date: July 21, 2022Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: Ke JIANG, Huamin CAO, Zilong CHEN, Bin XIANG
-
Publication number: 20210272637Abstract: A method for conducting a read-verification operation on a target memory cell in a three-dimensional (3D) memory device includes removing fast charges of the target memory cell at a read-prepare step and measuring a threshold voltage of the target memory cell at a sensing step. Removing the fast charges of the target memory cell includes applying a prepare voltage (Vprepare) on an unselected top select gate (Unsel_TSG) of an unselected memory string, applying a first off voltage (Voff) on a selected word line (Sel_WL) associated with the target memory cell, and applying a pass voltage (Vpass) on an unselected word line (Unsel_WL).Type: ApplicationFiled: May 19, 2021Publication date: September 2, 2021Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: Zilong CHEN, Xiang FU
-
Patent number: 11043279Abstract: A method for conducting a read-verification operation on a target memory cell in a three-dimensional (3D) memory device includes removing fast charges of the target memory cell at a read-prepare step and measuring a threshold voltage of the target memory cell at a sensing step. Removing the fast charges of the target memory cell includes applying a prepare voltage (Vprepare) on an unselected top select gate (Unsel_TSG) of an unselected memory string, applying a first off voltage (Voff) on a selected word line (Sel_WL) associated with the target memory cell, and applying a pass voltage (Vpass) on an unselected word line (Unsel_WL).Type: GrantFiled: December 30, 2019Date of Patent: June 22, 2021Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Zilong Chen, Xiang Fu
-
Publication number: 20210125674Abstract: A method for conducting a read-verification operation on a target memory cell in a three-dimensional (3D) memory device includes removing fast charges of the target memory cell at a read-prepare step and measuring a threshold voltage of the target memory cell at a sensing step. Removing the fast charges of the target memory cell includes applying a prepare voltage (Vprepare) on an unselected top select gate (Unsel_TSG) of an unselected memory string, applying a first off voltage (Voff) on a selected word line (Sel_WL) associated with the target memory cell, and applying a pass voltage (Vpass) on an unselected word line (Unsel_WL).Type: ApplicationFiled: December 30, 2019Publication date: April 29, 2021Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: Zilong CHEN, Xiang FU
-
Patent number: D980491Type: GrantFiled: June 30, 2022Date of Patent: March 7, 2023Inventor: Zilong Chen